- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378278 > ADC0819CCV (NATIONAL SEMICONDUCTOR CORP) 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer PDF資料下載
參數(shù)資料
| 型號： | ADC0819CCV |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer |
| 中文描述： | 19-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大小： | 279K |
| 代理商： | ADC0819CCV |
Functional Description
1.0 DIGITAL INTERFACE
The ADC0819 uses five input/output pins to implement the
serial interface. Taking chip select (CS) low enables the I/O
data lines (DO and DI) and the serial clock input (S
CLK
). The
result of the last conversion is transmitted by the A/D on the
DO line, while simultaneously the DI line receives the ad-
dress data that selects the mux channel for the next conver-
sion. The mux address is shifted in on the rising edge of
S
CLK
and the conversion data is shifted out on the falling
edge. It takes eight S
CLK
cycles to complete the serial I/O.
A second clock (
w
2
) controls the SAR during the conversion
process and must be continuously enabled.
1.1 CONTINUOUS S
CLK
With a continuous S
CLK
input CS must be used to synchro-
nize the serial data exchange (seeFigure 1). The ADC0819
recognizes a valid CS one to three
w
2
clock periods after
the actual falling edge of CS. This is implemented to ensure
noise immunity of the CS signal. Any spikes on CS less than
one
w
2
clock period will be ignored. CS must remain low
during the complete I/O exchange which takes eight S
CLK
cycles. Although CS is not immediately acknowledged for
the purpose of starting a new conversion, the falling edge of
CS immediately enables DO to output the MSB (D7) of the
previous conversion.
The first S
CLK
rising edge will be acknowledged after a set-
up time (t
set-up
) has elapsed from the falling edge of CS.
This and the following seven S
CLK
rising edges will shift in
thechanneladdressfortheanalogmultiplexer.Sincethereare
19 channels only five address bits are utilized. The first five
S
CLK
cycles clock in the mux address, during the next three
S
CLK
cyclestheanaloginputisselectedandsampled.During
this mux address/sample cycle, data from the last conver-
sion is also clocked out on DO. Since D7 was clocked out
on the falling edge of CS only data bits D6–D0 remain to be
received. The following seven falling edges of S
CLK
shift out
this data on DO.
The 8th S
CLK
falling edge initiates the beginning of the A/D’s
actual conversion process which takes between 26 and 32
w
2
cycles (T
C
). During this time CS can go high to TRI-
STATE DO and disable the S
CLK
input or it can remain low.
If CS is held low a new I/O exchange will not start until the
conversion sequence has been completed, however once
the conversion ends serial I/O will immediately begin. Since
there is an ambiguity in the conversion time (T
C
) synchroniz-
ing the data exchange is impossible. Therefore CS should
go high before the 26th
w
2
clock has elasped and return low
after the 32nd
w
2
to synchronize serial communication.
A conversion or I/O operation can be aborted at any time by
strobing CS. If CS is high or low less than one
w
2
clock it will
be ignored by the A/D. If the CS is strobed high or low
between 1 to 3
w
2
clocks the A/D may or may not respond.
Therefore CS must be strobed high or low greater than 3
w
2
clocks to ensure recognition. If a conversion or I/O ex-
change is aborted while in process the consequent data
output will be erroneous until a complete conversion se-
quence has been implemented.
1.2 DISCONTINUOUS S
CLK
Another way to accomplish synchronous serial communica-
tion is to tie CS low continuously and disable S
CLK
after its
8th falling edge (see Figure 2). S
CLK
must remain low for
TL/H/9287–16
FIGURE 1
TL/H/9287–17
FIGURE 2
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC0819CIN | 8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer |
| ADC081S021 | Single Channel, 500 kSPS, 8-Bit A/D Converter |
| ADC081S051 | Single Channel, 500 kSPS, 8-Bit A/D Converter |
| ADC081S051CISD | Single Channel, 500 kSPS, 8-Bit A/D Converter |
| ADC081S051CISDX | Single Channel, 500 kSPS, 8-Bit A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC0819CIN | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit Serial I/O A/D Converter with 19-Channel Multiplexer |
| ADC081C021 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:I2C-Compatible, 12-Bit Analog-to-Digital Converter (ADC) with Alert Function |
| ADC081C021CIMK | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:ADC081C021/ADC081C027 I2C-Compatible, 8-Bit Analog-to-Digital Converter (ADC) with Alert Function |
| ADC081C021CIMK/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC081C021CIMK/NOPB | 制造商:Texas Instruments 功能描述:A/D Converter (A-D) IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。