參數(shù)資料
型號(hào): ADAV801
廠商: Analog Devices, Inc.
元件分類: Codec
英文描述: Audio Codec for Recordable DVD
中文描述: 音頻編解碼器可刻錄DVD
文件頁數(shù): 28/56頁
文件大小: 1405K
代理商: ADAV801
ADAV801
Rev. 0 | Page 28 of 56
0
REG 0x76
BITS 4–2
DIR PLL (512 ×
f
S
)
DIR PLL (256 ×
f
S
)
PLLINT1
PLLINT2
MCLKI
XIN
ICLK1
ICLK2
PLL CLOCK
REG 0x06
BITS 4–3
MCLK
ADC
OUTPUT
PORT
OLRCLK
OBC
OSDATA
LK
REG 0x76
BITS 7–5
DIR PLL (512 ×
f
S
)
DIR PLL (256 ×
f
S
)
PLLINT1
PLLINT2
MCLKI
XIN
ICLK1
ICLK2
PLL CLOCK
REG 0x04
BITS 4-3
MCLK
DAC
INPUT
PORT
ILRCLK
IBCLK
ISDATA
REG 0x77
BITS 4–3
REG 0x00
BITS 3–2
DIVIDER
REG 0x00
BITS 1–0
ICLK1
REG 0x00
BITS 4–5
REG 0x76
BITS 1–0
MCLKI
XIN
PLLINT1
PLLINT2
ICLK2
DIR PLL (512 ×
f
S
)
DIR PLL (256 ×
f
S
)
REG 0x00
BITS 1-0
MCLKI
XIN
PLLINT1
PLLINT2
DIVIDER
DIVIDER
SRC
MCLK
Figure 50. SPORT Clocking Scheme
le,
MCLKI input to ensure that the
synchronized.
C and serial port are
The SPORTs can be set
justified or right-justified formats with different word lengths
by programming the appropriate bits in the playback register,
auxiliary input port register, record register, and auxiliary
output port-control register. Figure 51 is a timing diagram of
the serial data port formats.
Clocking Scheme
The ADAV801 provides a flexible choice of on-chip and off-
chip clocking sources. The on-chip oscillator with dual PLLs is
intended to offer complete system clocking requirements for
use with available MPEG encoders, decoders, or a combination
of codecs. The oscillator function is designed for generation of a
27 MHz video clock from a 27 MHz crystal connected between
the XIN and XOUT pins. Capacitors must also be connected
between these pins and DGND, as shown in Figure 35. The
capacitor values should be specified by the crystal manufacturer.
A square wave version of the crystal clock is output on the
MCLKO pin. If the system has a 27 MHz clock available, this
clock can be connected directly to the XIN pin.
ive data in I
2
S, left-
Care should be taken to ensure that the clock rate is appropriate
for whatever block is connected to the serial port. For examp
if the ADC is running from the MCLKI input at 256 × f
S
, then
the master clock for the SPORT should also run from the
AD
to transmit or rece
0
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LSB
LSB
LSB
LSB
LSB
LSB
LEFT CHANNEL
RIGHT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
MSB
MSB
MSB
MSB
MSB
MSB
RIGHT-JUSTIFIED MODE — SELECT NUMBER OF BITS PER CHANNEL
I
2
S MODE — 16 BITS TO 24 BITS PER CHANNEL
LEFT-JUSTIFIED MODE — 16 BITS TO 24 BITS PER CHANNEL
Figure 51. Serial Data Modes
相關(guān)PDF資料
PDF描述
ADAV801ASTZ Audio Codec for Recordable DVD
ADAV801ASTZ-REEL Audio Codec for Recordable DVD
ADC0800PCD ADC0800 8-Bit A/D Converter
ADC0800PD ADC0800 8-Bit A/D Converter
ADC0800 ECONOLINE: REC3-S_DRW(Z)/H* - 3W DIP Package- 1kVDC Isolation- Wide Input 2:1 & 4:1- Regulated Output- 100% Burned In- UL94V-0 Package Material- Continuous Short Circiut Protection- Efficiency to 80%
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAV801AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
ADAV801ASTZ 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAV801ASTZ-REEL 功能描述:IC CODEC AUDIO R-DVD 3.3V 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)
ADAV802AST 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk
ADAV802ASTZ 制造商:Analog Devices 功能描述: