參數(shù)資料
型號： ADAU1961WBCPZ-R7
廠商： Analog Devices Inc
文件頁數(shù)： 35/76頁
文件大小： 0K
描述： IC STEREO AUD CODEC LP 32LFCSP
標準包裝： 1,500
類型： 音頻編解碼器
數(shù)據(jù)接口： I²C，串行，SPI?
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 2
三角積分調變： 無
S/N 比，標準 ADC / DAC (db)： 98 / 98
動態(tài)范圍，標準 ADC / DAC (db)： 96 / 98
電壓 - 電源，模擬： 2.97 V ~ 3.63 V
電壓 - 電源，數(shù)字： 2.97 V ~ 3.63 V
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤，CSP
供應商設備封裝： 32-LFCSP-EP（5x5）
包裝： 帶卷 (TR)
ADAU1961
Data Sheet
Rev. A | Page 40 of 76
SERIAL DATA INPUT/OUTPUT PORTS
The flexible serial data input and output ports of the ADAU1961
can be set to accept or transmit data in 2-channel format or in a
4-channel TDM stream to interface to external ADCs or DACs.
Data is processed in twos complement, MSB first format. The
left channel data field always precedes the right channel data
field in 2-channel streams. In TDM mode, Slot 0 and Slot 1 are
in the first half of the audio frame, and Slot 2 and Slot 3 are in
the second half of the frame. The serial modes and the position
of the data in the frame are set in Register R15 to Register R18
(serial port and converter control registers, Address 0x4015 to
Address 0x4018).
If the PLL of the ADAU1961 is not used, the serial data clocks
must be synchronous with the ADAU1961 master clock input.
The LRCLK and BCLK pins are used to clock both the serial
input and output ports. The ADAU1961 can be set as the master
or the slave in a system. Because there is only one set of serial
data clocks, the input and output ports must always be both
master or both slave.
Register R15 and Register R16 (serial port control registers,
Address 0x4015 and Address 0x4016) allow control of clock
polarity and data input modes. The valid data formats are I2S,
left-justified, right-justified (24-/20-/18-/16-bit), and TDM. In
all modes except for the right-justified modes, the serial port
inputs an arbitrary number of bits up to a limit of 24. Extra bits
do not cause an error, but they are truncated internally.
The serial port can operate with an arbitrary number of BCLK
transitions in each LRCLK frame. The LRCLK in TDM mode
can be input to the ADAU1961 either as a 50% duty cycle clock
or as a bit-wide pulse.
When the LRCLK is set as a pulse, a 47 pF capacitor should be
connected between the LRCLK pin and ground (see Figure 56).
This capacitor is necessary in both master and slave modes to
properly align the LRCLK signal to the serial data stream.
47pF
LRCLK
ADAU1961
BCLK
08915-
071
Figure 56. LRCLK Capacitor Alignment, TDM Pulse Mode
In TDM mode, the ADAU1961 can be a master for fS up to
48 kHz. Table 23 lists the modes in which the serial output
port can function.
Table 23. Serial Output Port Master/Slave Mode Capabilities
fS
2-Channel Modes (I2S, Left-
Justified, Right-Justified)
4-Channel TDM
48 kHz
Master and slave
96 kHz
Master and slave
Slave
Table 24 describes the proper configurations for standard audio
data formats.
Table 24. Data Format Configurations
Format
LRCLK Polarity (LRPOL)
LRCLK Mode
(LRMOD)
BCLK Polarity
(BPOL)
BCLK Cycles/Audio
Frame (BPF[2:0])
Data Delay from LRCLK
Edge (LRDEL[1:0])
I2S
Frame begins on falling edge
50% duty cycle
Data changes
on falling edge
32 to 64
Delayed from LRCLK edge
by 1 BCLK
Left-Justified (see
Frame begins on rising edge
50% duty cycle
Data changes
on falling edge
32 to 64
Aligned with LRCLK edge
Right-Justified
Frame begins on rising edge
50% duty cycle
Data changes
on falling edge
32 to 64
Delayed from LRCLK edge
by 8 or 16 BCLKs
TDM with Clock
Frame begins on falling edge
50% duty cycle
Data changes
on falling edge
64 to 128
Delayed from start of word
clock by 1 BCLK
TDM with Pulse
Frame begins on rising edge
Pulse
Data changes
on falling edge
64 to 128
Delayed from start of word
clock by 1 BCLK
相關PDF資料
PDF描述
ADAU1966WBSTZ IC DAC 24BIT SPI/I2C 192K 80LQFP
ADAV801ASTZ-REEL IC CODEC AUDIO R-DVD 3.3V 64LQFP
ADAV803ASTZ IC CODEC AUDIO R-DVD 3.3V 64LQFP
ADDAC80-CBI-V IC DAC 12BIT LOW COST 24-CDIP
ADG1201BRJZ-R2 IC SWITCH SPST NO SOT23
相關代理商/技術參數(shù)
參數(shù)描述
ADAU1961WBCPZ-RL 功能描述:IC STEREO AUD CODEC LP 32LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
ADAU1962AWBSTZ 制造商:Analog Devices 功能描述:AUTOMOTIVE HIGH PERFORMANCE 12 DAC - Trays 制造商:Analog Devices 功能描述:IC DAC 80LQFP 制造商:Analog Devices 功能描述:DAC 24 BITS 48KHZ SPI LQFP 制造商:Analog Devices 功能描述:DAC, 24BIT, 192KSPS, LQFP-80, Resolution (Bits):24bit, Sampling Rate:192kSPS, Input Channel Type:Differential, Single Ended, Supply Voltage Range:3.14V to 3.46V, Digital IC Case Style:LQFP, No. of Pins:80, Data Interface:I2C, SPI
ADAU1962AWBSTZ-RL 功能描述:24 Bit Digital to Analog Converter 12 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):24 數(shù)模轉換器數(shù):12 建立時間:- 輸出類型:Voltage - Unbuffered 差分輸出:是 數(shù)據(jù)接口:I2C， SPI 參考類型:內部 電壓 - 電源，模擬:3.14 V ~ 3.46 V 電壓 - 電源，數(shù)字:2.25 V ~ 3.46 V INL/DNL（LSB）:- 架構:三角積分 工作溫度:-40°C ~ 125°C 封裝/外殼:80-LQFP 供應商器件封裝:80-LQFP（14x14） 標準包裝:1,000
ADAU1962WBSTZ 功能描述:24 Bit Digital to Analog Converter 12 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):24 數(shù)模轉換器數(shù):12 建立時間:- 輸出類型:Voltage - Unbuffered 差分輸出:是 數(shù)據(jù)接口:I2C， SPI 參考類型:內部 電壓 - 電源，模擬:3.14 V ~ 3.46 V 電壓 - 電源，數(shù)字:2.25 V ~ 3.46 V INL/DNL（LSB）:- 架構:三角積分 工作溫度:-40°C ~ 125°C 封裝/外殼:80-LQFP 供應商器件封裝:80-LQFP（14x14） 標準包裝:90
ADAU1962WBSTZRL 功能描述:24 Bit Digital to Analog Converter 12 80-LQFP (14x14) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):24 數(shù)模轉換器數(shù):12 建立時間:- 輸出類型:Voltage - Unbuffered 差分輸出:是 數(shù)據(jù)接口:I2C， SPI 參考類型:內部 電壓 - 電源，模擬:3.14 V ~ 3.46 V 電壓 - 電源，數(shù)字:2.25 V ~ 3.46 V INL/DNL（LSB）:- 架構:三角積分 工作溫度:-40°C ~ 125°C 封裝/外殼:80-LQFP 供應商器件封裝:80-LQFP（14x14） 標準包裝:1,000
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*