參數(shù)資料
型號(hào)： ADAU1382BCPZ-R7
廠商： ANALOG DEVICES INC
元件分類： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQCC32
封裝： 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD2, LFCSP-32
文件頁(yè)數(shù)： 20/84頁(yè)
文件大小： 1193K
代理商： ADAU1382BCPZ-R7
ADAU1382
Rev. 0| Page 27 of 84
CLOCKING AND SAMPLING RATES
f/X
INPUT DIVIDE
1, 2, 3, 4
f × (R + N/M)
INTEGER, NUMERATOR,
DENOMINATOR
INPUT MASTER
CLOCK FREQUENCY
256 ×
fS, 512 × fS,
768 ×
fS, 1024 × fS
MCKI
PLL CONTROL
CLOCK CONTROL
AUTOMATICALLY SET TO 1024 ×
fS
WHEN PLL CLOCK SOURCE SELECTED
ADCs
DACs
fS/
0.5, 1, 1.5, 2, 3, 4, 6
SOUND ENGINE
FRAME RATE
SOUND
ENGINE
fS/
0.5, 1, 1.5, 2, 3, 4, 6
CONVERTER
SAMPLING RATE
fS/
0.5, 1, 1.5, 2, 3, 4, 6
SERIAL PORT
SAMPLING RATE
SERIAL DATA
INPUT/OUTPUT
PORTS
A
DC_S
D
A
T
A/
G
P
IO
1
BC
L
K
/G
P
IO
2
L
RCL
K/
G
P
IO
3
D
AC_S
D
A
T
A/
G
P
IO
0
CORE
CLOCK
08
42
7-
02
7
Figure 28. Clock Routing Diagram
CORE CLOCK
For example, if the input to Bit 3 = 49.152 MHz (from PLL),
then Bits[2:1] = 1024 × fS; therefore,
The core clock divider generates a core clock either from the
PLL or directly from MCLK and can be set in Register 16384
(0x4000), clock control.
fS = 49.152 MHz/1024 = 48 kHz
Table 13. Clock Control Register (Register 16384, 0x4000)
Bits
Bit Name
The core clock is always in 256 × fS mode. Direct MCLK fre-
quencies must correspond to a value listed in Table 12, where
fS is the base sampling frequency. PLL outputs are always in
1024 × fS mode, and the clock control register automatically
sets the core clock divider to f/4 when using the PLL.
Settings
3
Clock source select
0: direct from MCKI pin (default)
1: PLL clock
[2:1]
Input master clock
frequency
00: 256 × fS (default)
01: 512 × fS
10: 768 × fS
11: 1024 × fS
Table 12. Core Clock Frequency Dividers
Input Clock Rate
Core Clock Divider
Core Clock
0
Core clock enable
0: core clock disabled (default)
1: core clock enabled
256 × fS
f/1
256 × fS
512 × fS
f/2
SAMPLING RATES
768 × fS
f/3
1024 × fS
f/4
The ADCs, DACs, and serial port share a common sampling
rate that is set in Register 16407 (0x4017), Converter Control 0.
Bits[2:0], converter sampling rate, set the sampling rate as a ratio of
the base sampling frequency. The sound engine sampling rate is
set in Register 16619 (0x40EB), sound engine frame rate, Bits[3:0],
sound engine frame rate, and the serial port sampling rate is set
in Register 16632 (0x40F8), serial port sampling rate, Bits[2:0],
serial port control sampling rate.
Clocks for the converters, the serial ports, and the sound engine are
derived from the core clock. The core clock can be derived directly
from MCLK, or it can be generated by the PLL. Register 16384
(0x4000), clock control, Bit 3, clock source select, determines
the clock source.
Bits[2:1], input master clock frequency, should be set according
to the expected input clock rate selected by Bit 3, clock source
select. The clock source select value also determines the core
clock rate and the base sampling frequency, fS.
It is strongly recommended that the sampling rates for the
converters, serial ports, and sound engine be set to the same
value, unless appropriate compensation filtering is done within
the sound engine.
相關(guān)PDF資料
PDF描述
ADAU1382BCPZ SPECIALTY CONSUMER CIRCUIT, PQCC32
ADC-00403-103 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP32
ADC0831 A/D Peripherals with Serial Control
ADC0831A A/D Peripherals with Serial Control
ADC0831B A/D Peripherals with Serial Control
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1401 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401A 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401AWBSTZ 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1401AWBSTZ-RL 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1401YSTZ 功能描述:IC AUDIO PROC 28/56BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*