參數(shù)資料
型號(hào): ADAU1361BCPZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 30/80頁
文件大?。?/td> 0K
描述: IC CODEC 24B PLL 32LFCSP
標(biāo)準(zhǔn)包裝: 5,000
類型: 音頻編解碼器
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 2
三角積分調(diào)變:
電壓 - 電源,模擬: 1.8 V ~ 3.6 V
電壓 - 電源,數(shù)字: 1.8 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 帶卷 (TR)
ADAU1361
Rev. C | Page 36 of 80
HEADPHONE OUTPUT
The LHP and RHP pins can be driven by either a line output
driver or a headphone driver by setting the HPMODE bit in
Register R30 (playback headphone right volume control register,
Address 0x4024). The headphone outputs can drive a load of at
least 16 Ω.
Separate volume controls for the left and right channels range
from 57 dB to +6 dB. Slew can be applied to all the playback
volume controls using the ASLEW[1:0] bits in Register R34
(playback pop/click suppression register, Address 0x4028).
Capless Headphone Configuration
The headphone outputs can be configured in a capless output
configuration with the MONOOUT pin used as a dc virtual
ground reference. Figure 44 depicts a typical playback path in
a capless headphone configuration. Table 19 lists the register
settings for this configuration. As shown in this table, the
MONOOUT pin outputs common mode (AVDD/2), which
is used as the virtual headphone reference.
07
67
9
-07
5
LHP
RHP
MONOOUT
MIXER 3
MX3LM
LHPVOL[5:0]
MX3EN
MIXER 4
MX4RM
RHPVOL[5:0]
MX4EN
MIXER 7
MX7[1:0]
MONOM
MOMODE
MX7EN
LEFT
DAC
RIGHT
DAC
Figure 44. Capless Headphone Configuration Diagram
Table 19. Capless Headphone Register Settings
Register
Bit Name
Setting
R36
DACEN[1:0]
11 = both DACs on
MX3EN
1 = enable Mixer 3
R22
MX3LM
1 = unmute left DAC input
MX4EN
1 = enable Mixer 4
R24
MX4RM
1 = unmute right DAC input
MX7EN
1 = enable Mixer 7
R28
MX7[1:0]
00 = common-mode output
MONOM
1 = unmute mono output
R33
MOMODE
1 = headphone output
LHPVOL[5:0]
Desired volume for LHP output
R29
LHPM
1 = unmute left headphone output
HPMODE
1 = headphone output
RHPVOL[5:0]
Desired volume for RHP output
R30
RHPM
1 = unmute right headphone output
Headphone Output Power-Up/Power-Down Sequencing
To prevent pops when turning on the headphone outputs, the
user must wait at least 4 ms to unmute these outputs after
enabling the headphone output with the HPMODE bit. This is
because of an internal capacitor that must charge before these
outputs can be used. Figure 45 and Figure 46 illustrate the
headphone power-up/power-down sequencing.
For capless headphones, configure the MONOOUT pin before
unmuting the headphone outputs.
4ms
USER
DEFINED
07
67
9-
04
6
HPMODE
1 = HEADPHONE
INTERNAL
PRECHARGE
RHPM AND LHPM
1 = UNMUTE
Figure 45. Headphone Output Power-Up Timing
07
67
9-
04
7
HPMODE
0 = LINE OUTPUT
RHPM AND LHPM
0 = MUTE
USER DEFINED
Figure 46. Headphone Output Power-Down Timing
Ground-Centered Headphone Configuration
The headphone outputs can also be configured as ground-
centered outputs by placing coupling capacitors on the LHP
and RHP pins. Ground-centered headphones should use the
AGND pin as the ground reference.
When the headphone outputs are configured in this manner,
the capacitors create a high-pass filter on the outputs. The
corner frequency of this filter, at which point its attenuation
is 3 dB, is calculated by the following formula:
f3dB = 1/(2π × R × C)
where:
C is the capacitor value.
R is the impedance of the headphones.
For a typical headphone impedance of 16 Ω and a 47 μF
capacitor, the corner frequency is 211 Hz.
相關(guān)PDF資料
PDF描述
VE-J3J-IX-S CONVERTER MOD DC/DC 36V 75W
PK40N512VLQ100 IC ARM CORTEX MCU 512K 144-LQFP
CS4245-DQZR IC CODEC AUD STER 104DB 48-LQFP
CS4265-DNZR IC CODEC 24BIT 104DB 32-QFN
VE-J3H-IX-S CONVERTER MOD DC/DC 52V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1372BCPZ 功能描述:General Purpose Interface 24 b I2C, SPI 40-LFCSP-WQ (6x6) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 類型:通用 數(shù)據(jù)接口:I2C, SPI 分辨率(位):24 b ADC/DAC 數(shù):4 / 2 三角積分:是 信噪比,ADC/DAC(db)(典型值):- 動(dòng)態(tài)范圍,ADC/DAC(db)(典型值):- 電壓 - 電源,模擬:1.71 V ~ 3.63 V 電壓 - 電源,數(shù)字:1.045 V ~ 1.98 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:40-LFCSP-WQ(6x6) 標(biāo)準(zhǔn)包裝:1
ADAU1372BCPZRL 功能描述:IC CODEC LP CLASS G HP 40LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶(CT) 零件狀態(tài):Digi-Key 停止供應(yīng) 類型:通用 數(shù)據(jù)接口:I2C, SPI 分辨率(位):24 b ADC/DAC 數(shù):4 / 2 三角積分:是 信噪比,ADC/DAC(db)(典型值):- 動(dòng)態(tài)范圍,ADC/DAC(db)(典型值):- 電壓 - 電源,模擬:1.71 V ~ 3.63 V 電壓 - 電源,數(shù)字:1.045 V ~ 1.98 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:40-LFCSP-WQ(6x6) 標(biāo)準(zhǔn)包裝:1
ADAU1372BCPZ-RL 功能描述:General Purpose Interface 24 b I2C, SPI 40-LFCSP-WQ (6x6) 制造商:analog devices inc. 系列:- 包裝:剪切帶(CT) 零件狀態(tài):停產(chǎn) 類型:通用 數(shù)據(jù)接口:I2C, SPI 分辨率(位):24 b ADC/DAC 數(shù):4 / 2 三角積分:是 信噪比,ADC/DAC(db)(典型值):- 動(dòng)態(tài)范圍,ADC/DAC(db)(典型值):- 電壓 - 電源,模擬:1.71 V ~ 3.63 V 電壓 - 電源,數(shù)字:1.045 V ~ 1.98 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤,CSP 供應(yīng)商器件封裝:40-LFCSP-WQ(6x6) 標(biāo)準(zhǔn)包裝:1
ADAU1373BCBZ-R7 功能描述:IC CODEC LP W/HDPH AMP 81WLSCP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率(位):15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源,模擬:2.7 V ~ 3.3 V 電壓 - 電源,數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR(5x5) 包裝:帶卷 (TR) 其它名稱:296-21257-2
ADAU1373BCBZ-RL 功能描述:IC CODEC LP CLASS G HP 81WLCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率(位):18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比,標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍,標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源,模擬:2.6 V ~ 3.3 V 電壓 - 電源,數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP(7x7) 包裝:帶卷 (TR)