- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11769 > AD9980KSTZ-80 (Analog Devices Inc)IC INTERFACE 8BIT ANALOG 80LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9980KSTZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 43/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTERFACE 8BIT ANALOG 80LQFP |
| 標(biāo)準包裝： | 90 |
| 應(yīng)用： | 視頻 |
| 接口： | 模擬 |
| 電源電壓： | 3.13 V ~ 3.47 V |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
| 配用： | AD9980/PCBZ-ND - KIT EVALUATION AD9980 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁
AD9980
Rev. 0 | Page 8 of 44
Table 4. Pin Function Descriptions
Pin
Description
INPUTS
RAIN0
Analog Input for the Red Channel 0.
GAIN0
Analog Input for the Green Channel 0.
BAIN0
Analog Input for the Blue Channel 0.
RAIN1
Analog Input for the Red Channel 1.
GAIN1
Analog Input for the Green Channel 1.
BAIN1
Analog Input for the Blue Channel 1. High impedance inputs that accept the red, green, and blue channel
graphics signals, respectively. The three channels are identical and can be used for any colors, but colors are
assigned for convenient reference. They accommodate input signals ranging from 0.5 V to 1.0 V full scale. Signals
should be ac-coupled to these pins to support clamp operation.
HSYNC0
Horizontal Sync Input Channel 0.
HSYNC1
Horizontal Sync Input Channel 1. These inputs receive a logic signal that establishes the horizontal timing
reference and provides the frequency reference for pixel clock generation. The logic sense of this pin can be
automatically determined by the chip or manually controlled by Serial Register 0x12, Bits [5:4] (Hsync polarity).
Only the leading edge of Hsync is used by the PLL; the trailing edge is used in clamp timing. When Hsync
polarity = 0, the falling edge of Hsync is used. When Hsync polarity = 1, the rising edge is active. The input
includes a Schmitt trigger for noise immunity.
VSYNC0
Vertical Sync Input Channel 0.
VSYNC1
Vertical Sync Input Channel 1. These are the inputs for vertical sync and provide timing information for
generation of the field (odd/even) and internal Coast generation. The logic sense of this pin can be automatically
determined by the chip or manually controlled by Serial Register 0x14, Bits [5:4] (Vsync polarity).
SOGIN0
Sync-on-Green Input Channel 0.
SOGIN1
Sync-on-Green Input Channel 1. These inputs are provided to assist with processing signals with embedded
sync, typically on the green channel. The pin is connected to a high speed comparator with an internally
generated threshold. The threshold level can be programmed in 8 mV steps to any voltage between 8 mV and
256 mV above the negative peak of the input signal. The default voltage threshold is 128 mV. When connected
to an ac-coupled graphics signal with embedded sync, it produces a noninverting digital output on SOGOUT.
(This is usually a composite sync signal, containing both vertical and horizontal sync information that must be
separated before passing the horizontal sync signal for Hsync processing.) When not used, this input should
be left unconnected. For more details on this function and how it should be configured, refer to the Sync-on-
CLAMP
External Clamp Input (Optional). This logic input may be used to define the time during which the input signal is
clamped to ground or midscale. It should be exercised when the reference dc level is known to be present on
the analog input channels, typically during the back porch of the graphics signal. The CLAMP pin is enabled by
setting the control bit clamp function to 1, (Register 0x18, Bit 4; default is 0). When disabled, this pin is ignored
and the clamp timing is determined internally by counting a delay and duration from the trailing edge of the
Hsync input. The logic sense of this pin can be automatically determined by the chip or controlled by clamp
polarity Register 0x1B, Bits [7:6]. When not used, this pin may be left unconnected (there is an internal pull-down
resistor) and the clamp function programmed to 0.
EXTCLK/COAST
Coast Input to Clock Generator (Optional). This input may be used to cause the pixel clock generator to stop
synchronizing with Hsync and continue producing a clock at its current frequency and phase. This is useful when
processing signals from sources that fail to produce Hsync pulses during the vertical interval. The Coast signal is
generally not required for PC-generated signals. The logic sense of this pin can be determined automatically or
controlled by Coast polarity (Register 0x18, Bits [7:6]). When not used and EXTCLK is not used, this pin may be
grounded and Coast polarity programmed to 1. Input Coast polarity defaults to1 at power-up. This pin is shared
with the EXTCLK function, which does not affect Coast functionality. For more details on EXTCLK, see the
description in this section.
EXTCLK/COAST
External Clock. This allows the insertion of an external clock source rather than the internally generated, PLL
locked clock. EXTCLK is enabled by programming Register 0x03, Bit 2 to 1. This pin is shared with the Coast
function, which does not affect EXTCLK functionality. For more details on Coast, see the description in this
section.
PWRDN
Power-Down Control. This pin can be used along with Register 0x1E, Bit 3 for manual power-down control. If
manual power-down control is selected (Register 0x1E, Bit 4) and this pin is not used, it is recommended to set
the pin polarity (Register 0x1E, Bit 2) to active high and hardwire this pin to ground with a 10 k resistor.
REFLO
REFCM
REFHI
Input Amplifier Reference. REFLO and REFHI are connected together through a 10 F capacitor; REFCM is
connected through a 10 F capacitor to ground. These are used for stability in the input PGA (programmable
gain amplifier) circuitry. See Figure 5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V150B24H150BL | CONVERTER MOD DC/DC 24V 150W |
| SY100E445JZ TR | IC CONV 4BIT SER/PAR 28-PLCC |
| SY10E446JZ TR | IC CONV 4BIT PAR/SER 28-PLCC |
| SY10E445JZ TR | IC CONV 4BIT SER/PAR 28-PLCC |
| D38999/26FC8SN | CONN PLUG 8POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9980KSTZ-95 | 功能描述:IC INTERFACE 8BIT ANALOG 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9980KSTZ-RL95 | 制造商:Analog Devices 功能描述: |
| AD9980PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 8-Bit Display Interface |
| AD9981 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
| AD9981/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance 10-Bit Display Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。