- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298814 > AD9874ABSTZRL (ANALOG DEVICES INC) SPECIALTY TELECOM CIRCUIT, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | AD9874ABSTZRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| 封裝： | PLASTIC, MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 6/40頁 |
| 文件大?。?/td> | 1682K |
| 代理商： | AD9874ABSTZRL |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. A
AD9874
–14–
Address
Bit
(Hex)
Breakdown
Width
Default Value
Name
Description
CLOCK SYNTHESIZER
0x10
(5:0)
6
00
CKR(13:8) Reference Frequency Divisor (6 MSB of a 14-Bit Word).
0x11
(7:0)
8
0x38
CKR(7:0)
Reference Frequency Divisor (8 LSB of a 14-Bit Word).
Default yields 300 kHz from fREF =16.8 MHz; Min = 3, Max = 16383.
0x12
(4:0)
5
0x00
CKN(12:8) Synthesized Frequency Divisor (5 MSB of a 13-Bit Word).
0x13
(7:0)
8
0x3C
CKN(7:0)
Synthesized Frequency Divisor (8 LSB of a 13-Bit Word).
Default yields 300 kHz from fCLK = 18 MHz; Min = 3, Max = 8191.
0x14
(6)
1
0
CKF
Enable fast acquire.
(5)
1
0
CKINV
Invert charge pump (0 = source current to increase VCO frequency).
(4:2)
3
0
CKI
Charge Pump Current in Normal Operation. IPUMP = (CKI + 1)
0.625 mA.
(1:0)
2
3
CKTM
Manual Control of CLK Charge Pump (0 = Off, 1 = Up, 2 = Down,
3 = Normal).
0x15
(5:0)
6
0x0
CKFA(13:8)
CK Fast Acquire Time Unit (6 MSB of a 14-Bit Word).
0x16
(7:0)
8
0x04
CKFA(7:0)
CK Fast Acquire Time Unit (8 LSB of a 14-Bit Word).
SSI CONTROL
0x18
(7:0)
8
0x12
SSICRA
SSI Control Register A. See Table III. (Default is FS and CLKOUT
three-stated.)
0x19
(7:0)
8
0x07
SSICRB
SSI Control Register B. See Table III. (16-bit data, maximum drive strength.)
0x1A
(3:0)
4
1
SSIORD
Output Rate Divisor. fCLKOUT = fCLK/SSIORD.
ADC TUNING
0x1C
(1)
1
0
TUNE_LC
Perform tuning on the LC portion of the ADC (cleared when done).
(0)
1
0
TUNE_RC
Perform tuning on the RC portion of the ADC (cleared when done).
0x1D
(2:0)
3
0
CAPL1(2:0)
Coarse Capacitance Setting for LC Tank (LSB is 25 pF, Differential).
0x1E
(5:0)
6
0x00
CAPL0(5:0)
Fine Capacitance Setting for LC Tank (LSB is 0.4 pF, Differential).
0x1F
(7:0)
8
0x00
CAPR
Capacitance Setting for RC Resonator (64 LSB of Fixed Capacitance).
TEST REGISTERS AND SPI PORT READ ENABLE
0x37–
(7:0)
8
0x00
TEST
Factory Test Mode. Do not use.
0x39
0x3A
(7:4, 2:0)
7
0x0
TEST
Factory Test Mode. Do not use.
(3)
1
0
SPIREN
Enable read from SPI port.
0x3B
(7:4, 2:0)
7
0x0
TEST
Factory Test Mode. Do not use.
(3)
1
0
TRI
Three-state DOUTB.
0x3C–
(7:0)
1
0x00
TEST
Factory Test Mode. Do not use.
0x3E
0x3F
(7:0)
8
Subject to
ID
Revision ID (Read-Only); A write of 0x99 to this register is equivalent to
Change
a power-on reset.
Table I. SPI Address Map (continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC0831CIWM | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO14 |
| ADE7116ASTZF8-RL | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| ADE7753ARSZRL | SPECIALTY ANALOG CIRCUIT, PDSO20 |
| ADEX-R10+ | 10 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 8.3 dB CONVERSION LOSS-MAX |
| ADF08S | SLIDE DIP SWITCH-8SWITCHES, SPST, LATCHED,SURFACE MOUNT-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9874BST | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD9874EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem |
| AD9874-EB | 制造商:Analog Devices 功能描述: |
| AD9874-EBZ | 功能描述:BOARD EVAL FOR AD9874 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 類型:數(shù)字轉(zhuǎn)換器 頻率:10MHz ~ 300MHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:AD9874 所含物品:板 標準包裝:1 |
| AD9875 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。