參數(shù)資料
型號: AD9874ABSTZRL
廠商: ANALOG DEVICES INC
元件分類: 通信及網(wǎng)絡(luò)
英文描述: SPECIALTY TELECOM CIRCUIT, PQFP48
封裝: PLASTIC, MS-026BBC, LQFP-48
文件頁數(shù): 28/40頁
文件大?。?/td> 1682K
代理商: AD9874ABSTZRL
REV. A
AD9874
–34–
EXTERNAL PASSIVE COMPONENT REQUIREMENTS
Figure 26 shows an example circuit using the AD9874 and
Table XIV shows the nominal dc bias voltages seen at the differ-
ent pins. The purpose is to show the various external passive
components required by the AD9874, along with nominal dc
voltages for troubleshooting purposes.
MXOP
MXON
GNDF
IF2N
IF2P
VDDF
GCP
GCN
VDDA
GNDA
VREFP
VREFN
GNDL
FREF
GNDS
SYNCB
GNDH
FS
DOUTB
DOUTA
CLKOUT
VDDH
VDDD
PE
VDDI
IFIN
CXIF
GNDI
CXVL
LOP
LON
CXVM
VDDL
VDDP
IOUTL
GNDP
RREF
VDDQ
IOUTC
GNDQ
VDDC
GNDC
CLKP
CLKN
GNDS
GNDD
PC
PD
48 47 46 45 44 43 42 41 40 39 38 37
13 14 15 16 17 18 19 20 21 22 23 24
1
2
3
4
5
6
7
8
9
10
11
12
25
26
27
28
29
30
31
32
33
34
35
36
AD9874
50
180pF
10
H
10
H
LC
T
ANK
100pF
100
pF
2.2nF
100pF
10nF
100pF
100k
10nF
1nF
10nF
100nF
10nF
Figure 26. Example Circuit Showing Recommended
Component Values
Table XIV. Nominal DC Bias Voltages
Pin Number
Mnemonic
Nominal DC Bias (V)
1
MXOP
VDDI – 0.2
2MXON
VDDI – 0.2
4IF2N
1.3 – 1.7
5
IF2P
1.3 – 1.7
11
VREFP
VDDA/2 + 0.250
12
VREFN
VDDA/2 – 0.250
13
RREF
1.2
19
CLKP
VDDC – 1.3
20
CLKN
VDDC – 1.3
35
FREF
VDDC/2
41
CXVM
1.6 – 2.0
42
LON
1.65 – 1.9
43
LOP
1.65 – 1.9
44
CXVL
VDDI – 0.05
46
CXIF
1.6 – 2.0
47
IFIN
0.9 – 1.1
The LO, CLK, and IFIN signals are coupled to their respective
inputs using 10 nF capacitors. The output of the mixer is coupled
to the input of the ADC using 100 pF. An external 100 k
resistor
from the RREF pin to GND sets up the AD9874’s internal bias
currents. VREFP and VREFN provide a differential reference
voltage to the AD9874’s - ADC and must be decoupled by
a 0.01
F differential capacitor along with two 100 pF capacitors to
GND. The remaining capacitors are used to decouple other sensi-
tive internal nodes to GND.
Although power supply decoupling capacitors are not shown,
it is recommended that a 0.1
F surface-mount capacitor be
placed as close as possible to each power supply pin for maxi-
mum effectiveness. Also not shown is the input impedance
matching network used to match the AD9874’s IF input to the
external IF filter. Lastly, the loop filter components associated
with the LO and CLK synthesizers are not shown.
LC component values for fCLK = 18 MHz are given on the dia-
gram. For other clock frequencies, the two inductors and the
capacitor of the LC tank should be scaled in inverse proportion to
the clock. For example, if fCLK = 26 MHz, then the two inductors
should be = 6.9
H and the capacitor should be about 120 pF. A
tolerance of 10% is sufficient for these components since tuning
of the LC tank is performed upon system startup.
APPLICATIONS
Superheterodyne Receiver Example
The AD9874 is well suited for analog and/or digital narrow-
band radio systems based on a superheterodyne receiver
architecture. The superheterodyne architecture is noted for
achieving exceptional dynamic range and selectivity by using
two or more downconversion stages to provide amplification
of the target signal while filtering the undesired signals. The
AD9874 greatly simplifies the design of these radio systems
by integrating the complete IF strip (excluding the LO VCO)
while providing an I/Q digital output (along with other system
parameters) for the demodulation of both analog and digital
modulated signals. The AD9874’s exceptional dynamic range
often simplifies the IF filtering requirements and eliminates the
need for an external AGC.
Figure 27 shows a typical dual conversion superheterodyne
receiver using the AD9874. An RF tuner is used to select and
downconvert the target signal to a suitable first IF for the
AD9874. A preselect filter may precede the tuner to limit the
RF input to the band of interest. The output of the tuner
drives an IF filter that provides partial suppression of adja-
cent channels and interferers that could otherwise limit the
receiver’s dynamic range. The conversion gain of the tuner
should be set such that the peak IF input signal level into the
AD9874 is no greater than –18 dBm to prevent clipping. The
AD9874 downconverts the first IF signal to a second IF that
is exactly 1/8 of the
-
ADC’s clock rate (i.e., fCLK/8) to sim-
plify the digital quadrature demodulation process.
相關(guān)PDF資料
PDF描述
ADC0831CIWM 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO14
ADE7116ASTZF8-RL SPECIALTY ANALOG CIRCUIT, PQFP64
ADE7753ARSZRL SPECIALTY ANALOG CIRCUIT, PDSO20
ADEX-R10+ 10 MHz - 1000 MHz RF/MICROWAVE DOUBLE BALANCED MIXER, 8.3 dB CONVERSION LOSS-MAX
ADF08S SLIDE DIP SWITCH-8SWITCHES, SPST, LATCHED,SURFACE MOUNT-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9874BST 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel
AD9874EB 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem
AD9874-EB 制造商:Analog Devices 功能描述:
AD9874-EBZ 功能描述:BOARD EVAL FOR AD9874 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 類型:數(shù)字轉(zhuǎn)換器 頻率:10MHz ~ 300MHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:AD9874 所含物品:板 標(biāo)準(zhǔn)包裝:1
AD9875 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End