參數(shù)資料
型號(hào): AD9851BRSZRL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 8/24頁(yè)
文件大?。?/td> 0K
描述: IC SYNTHESR DDS/DAC 28SSOP TR
產(chǎn)品培訓(xùn)模塊: Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝: 1,500
分辨率(位): 10 b
主 fclk: 180MHz
調(diào)節(jié)字寬(位): 32 b
電源電壓: 2.7 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 28-SSOP
包裝: 帶卷 (TR)
AD9851
–16–
FQ UD
W2
DATA
40
40 W
W CLK CYCLES
CLK CYCLES
W CLK
W1
W3
W39
W0
Figure 19. Serial Load Frequency/Phase Update Sequence
Table III. 40-Bit Serial Load Word Functional Assignment
W0
Freq–b0 (LSB)
W1
Freq–b1
W2
Freq–b2
W3
Freq–b3
W4
Freq–b4
W5
Freq–b5
W6
Freq–b6
W7
Freq–b7
W8
Freq–b8
W9
Freq–b9
W10
Freq–b10
W11
Freq–b11
W12
Freq–b12
W13
Freq–b13
W14
Freq–b14
W15
Freq–b15
W16
Freq–b16
W17
Freq–b17
W18
Freq–b18
W19
Freq–b19
W20
Freq–b20
W21
Freq–b21
W22
Freq–b22
W23
Freq–b23
W24
Freq–b24
W25
Freq–b25
W26
Freq–b26
W27
Freq–b27
W28
Freq–b28
W29
Freq–b29
W30
Freq–b30
W31
Freq–b31 (MSB)
W32
6 REFCLK Multiplier Enable
W33
Logic 0*
W34
Power-Down
W35
Phase–b0 (LSB)
W36
Phase–b1
W37
Phase–b2
W38
Phase–b3
W39
Phase–b4 (MSB)
*This bit is always Logic 0.
Figure 20 shows a normal 40-bit serial word load sequence with
W33 always set to Logic 0 and W34 set to Logic 1 or Logic 0
to control the power-down function. The logic states of the
remaining 38 bits are unimportant and are marked with an X,
indicating “don’t care” status.To power down, set W34 = 1. To
power up from a powered down state, change W34 to Logic 0.
Wake-up from power-down mode requires approximately 5 s.
Note:The 40-bit input register of the AD9851 is fully program-
mable while in the power-down mode.
FQ UD
W34 = 1
OR 0
DATA (7) –
40 W_CLK RISING EDGES
W CLK
W33 = 0
W35 = X
W39 = X
W38 = X
W0 = X
Figure 20. Serial Load Power-Down\Power-Up Sequence
IOUT
IOUTB
VDD
VINP/
VINN
VDD
a. DAC Output
c. Comparator Input
DIGITAL
OUT
VDD
DIGITAL
IN
VDD
b. Comparator Output
d. Digital Input
Figure 21. I/O Equivalent Circuits
REV. D
相關(guān)PDF資料
PDF描述
VE-BW3-IY-F3 CONVERTER MOD DC/DC 24V 50W
VE-BW2-IY-F3 CONVERTER MOD DC/DC 15V 50W
AD9850BRSZ-REEL IC DDS SYNTHESIZER CMOS 28-SSOP
VE-BW1-IY-F2 CONVERTER MOD DC/DC 12V 50W
VE-BW0-IY-F2 CONVERTER MOD DC/DC 5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9851CGPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 180 MHz DDS/DAC Synthesizer
AD9851FSPCB 制造商:Analog Devices 功能描述:EVALUATION BOARD ((NS))
AD9852 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MHz Complete-DDS
AD9852/PCB 制造商:Analog Devices 功能描述:NCO, CMOS 300MSPS COMPLETE-DDS
AD9852/PCBZ 功能描述:BOARD EVAL FOR AD9852 RoHS:是 類別:RF/IF 和 RFID >> RF 評(píng)估和開(kāi)發(fā)套件,板 系列:AgileRF™ 標(biāo)準(zhǔn)包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關(guān)產(chǎn)品:- 已供物品:模塊 其它名稱:SER3796