- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄17065 > AD9788-DPG2-EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9788 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9788-DPG2-EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 17/64頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD9788 |
| 設(shè)計(jì)資源： | Powering the AD9788 Using ADP2105 for Increased Efficiency (CN0141) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 800M |
| 數(shù)據(jù)接口： | 串行 |
| 設(shè)置時(shí)間： | 22ms |
| DAC 型： | 電流 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | * |
| 已用 IC / 零件： | AD9788 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
AD9785/AD9787/AD9788
Rev. A | Page 24 of 64
SPI REGISTER MAP
When reading Table 9, note that the AD9785/AD9787/AD9788 is a 32-bit part and, therefore, the 4th through the 11th columns (beginning
with the MSB and ending with the LSB) represent a set of eight bits. Refer to the Bit Range column for the actual bits being described.
Table 9.
Address
Register
Name
Bit
Range
MSB
MSB 1
MSB 2
MSB 3
MSB 4
MSB 5
MSB 6
LSB
Default
0x00
Comm.
(COMM)
Register
[7:0]
SPI_SDIO
bidirectional
(active high,
3-wire)
LSB first
Software
reset
Power-
down
mode
Auto
power-
down
enable
I/O
transfer
(self-
reset)
Automatic
I/O
transfer
enable
Open
0x02
0x01
Digital
Control
Register
[7:0]
Interpolation Factor [1:0]
Data
format
Single-
port
mode
Real
mode
IQ select
invert
Q first
Modulator
gain
control
0x00
[15:8]
Reserved
Clear phase
accumulator
PN code
sync
enable
Sync
mode
select
Pulse
sync
enable
Reserved
Inverse
sinc
enable
DATACLK
output
enable
0x31
0x02
Data Sync
Control
Register
[7:0]
Data Timing
Margin [0]
LVDS data
clock enable
DATACLK
invert
DATACLK
delay
enable
Data
timing
mode
Set high
Data sync
polarity
Reserved
0x00
[15:8]
DATACLK Delay [4:0]
Data Timing Margin [3:1]
0x00
0x03
Multichip
Sync
Control
Register
[7:0]
Clock State [3:0]
Sync Timing Margin [3:0]
0x00
[15:8]
SYNC _O Delay [4:0]
Set high
SYNC_O
polarity
Sync
loopback
enable
0x00
[23:16]
SYNC_I Delay [4:0]
Sync
error
check
mode
Set low
DATACLK
input
0x00
[31:24]
Correlate Threshold [4:0]
SYNC _I
enable
SYNC _O
enable
Set low
0x80
0x04
PLL
Control
Register
[7:0]
PLL Band Select [5:0]
PLL VCO Drive [1:0]
0xCF
[15:8]
PLL enable
PLL VCO Divisor [1:0]
PLL Loop Divisor [1:0]
PLL Bias [2:0]
0x37
[23:16]
VCO Control Voltage [2:0]
PLL Loop Bandwidth [4:0]
0x38
0x05
I DAC
Control
Register
[7:0]
I DAC Gain Adjustment [7:0]
0xF9
[15:8]
I DAC sleep
I DAC
power-down
Reserved
I DAC Gain Adjustment
[9:8]
0x01
0x06
Auxiliary
DAC 1
Control
Register
[7:0]
Auxiliary DAC 1 Data [7:0]
0x00
[15:8]
Auxiliary
DAC 1 sign
Auxiliary
DAC 1
current
direction
Auxiliary
DAC 1
power-
down
Reserved
Auxiliary DAC 1 Data
[9:8]
0x00
0x07
Q DAC
Control
Register
[7:0]
Q DAC Gain Adjustment [7:0]
0xF9
[15:8]
Q DAC sleep
Q DAC
power-down
Reserved
Q DAC Gain Adjustment
[9:8]
0x01
0x08
Auxiliary
DAC 2
Control
Register
[7:0]
Auxiliary DAC 2 Data [7:0]
0x00
[15:8]
Auxiliary
DAC 2 sign
Auxiliary
DAC 2
current
direction
Auxiliary
DAC 2
power-
down
Reserved
Auxiliary DAC 2 Data
[9:8]
0x00
0x09
Interrupt
Control
Register
[7:0]
Data timing
error IRQ
Sync timing
error IRQ
Data
timing
error
type
Sync
timing
error
type
PLL lock
indicator
Reserved
Data port
IRQ enable
Sync port
IRQ
enable
0x00
[15:8]
Reserved
Clear lock
indicator
(self-
reset)
Sync
lock
lost
status
Sync lock
status
Reserved
0x00
0x0A
Frequency
Tuning
Word
Register
[31:0]
Frequency Tuning Word [31:0]
0x00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SLPX223M025E7P3 | CAP ALUM 22000UF 25V 20% SNAP |
| EMA10DTKS | CONN EDGECARD 20POS DIP .125 SLD |
| EVAL-AD5392EBZ | BOARD EVAL FOR AD5392 |
| 380LX682M025H022 | CAP ALUM 6800UF 25V 20% SNAP |
| DC941A | BOARD DELTA SIGMA ADC LTC2482 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9788-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9788 制造商:Analog Devices 功能描述:DUAL 16B, D-A CONVERTER - Bulk 制造商:Analog Devices 功能描述:Digital to Analog Eval. Board |
| AD9788MOD-EBZ | 制造商:Analog Devices 功能描述:DUAL 12-/14-/16-BIT 800 MSPS DAC WITH LOW POWER 32-BIT COMPLEX NCO 制造商:Analog Devices 功能描述:DUAL 16B, D-A CONVERTER - Bulk |
| AD9789BBC | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS D-A Converter RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD9789BBCRL | 制造商:Analog Devices 功能描述:QAM Encoder/Interpolator/Upconverter 164-Pin CSP-BGA T/R 制造商:Analog Devices 功能描述:QAM ENCODER/INTERPOLATOR/UPCNVRTR 164CSPBGA - Tape and Reel 制造商:Analog Devices 功能描述:IC DAC 14BIT 2.4GSPS 4CH 164BGA 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 14 Bit 2.5 GSPS D-A Converter 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC 14B 2400MSPS RF w/ 4CH Signal Process 制造商:Analog Devices 功能描述:CONVERTER - DAC |
| AD9789BBCZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 14 Bit 2.5 GSPS D-A Converter RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。