- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8879 > AD9786BSVZ (Analog Devices Inc)IC DAC 16BIT INTERPOL/SP 80TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9786BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 40/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT INTERPOL/SP 80TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC+® |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 1.25W |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 80-TQFP-EP（12x12） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 500M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9786
Rev. B | Page 45 of 56
DATA INPUTS
Digital data inputs to the AD9786 are accessed on the evaluation
board through Connector J1 and Connector J2. These are 40-pin,
right-angle connectors that are intended to be used with standard
ribbon cable connectors. The input level should be 3.3 V. The
data format is selectable through Register 0x02, Bit 7 (DATAFMT).
With this bit set to a default 0, the AD9786 assumes that the input
data is in twos complement format. With this bit set to 1, data
should be input in offset binary format.
When the evaluation board is first powered up and the clock
and data are running, it is recommended that the proper operating
current be verified. Press Reset Switch SW1 to ensure that the
AD9786 is in default mode. The default mode for the AD9786 is
for the interpolation set to 1×. The modulator is turned off in
default mode. The nominal operating currents for the evaluation
board in the power-up default mode are shown in Table 39.
Table 39. Nominal Operating Currents in Power-Up Default
Mode
Nominal Current @ Speed (mA)
Evaluation Board
Power Supply
50
MSPS
100
MSPS
150
MSPS
200
MSPS
DVDD
26
49
74
99
CLKVDD
78
83
87
92
ACVDD/ADVDD
1
4
6
8
AVDD1
30
AVDD2
27
Table 40. SPI Registers
Register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 0
0x01
INTERP[1]
INTERP[0]
SERIAL PORT
SW1 is a hard reset switch that sets the AD9786 to its default
state. It should be used every time the AD9786 power supply is
cycled, the clock is interrupted, or new data is to be written via
the SPI port. Set the SPI software to read back data from the
AD9786, and then verify that the expected values are read back
when the software is run.
ANALOG OUTPUT
The analog output of the AD9786 is accessed via Connector S3.
Once all settings are selected and the current levels and SPI port
functionality are verified, the analog signal at S3 can be viewed.
For most of the AD9786 applications, a spectrum analyzer is the
preferred instrument to verify proper performance. A typical
spectral plot is shown in Figure 86, with the AD9786 synthesizing
a two-tone signal in the default mode with a 200 MSPS sample
rate. A single-tone CW signal should provide output power of
approximately +0.5 dBm to the spectrum analyzer.
If the spectrum does not look correct at this point, the data
input might be violating setup and hold times with respect to
the input clock. To correct this, the user should vary the input
data timing. If this is not possible, SPI Register 0x02, Bit 4
(DCLKPOL), can be inverted. This bit controls the clock edge
upon which the data is latched. If neither of these methods corrects
the spectrum, it is unlikely that the issue is timing related. In this
case, verify that all instructions have been followed correctly and
that the SPI port readback indicates the correct values.
03152-086
STOP 200MHz
START 100MHz
19.9MHz/
0
–20
–10
–40
–30
–60
–50
–80
–70
–100
–90
–110
–120
1MA
A
0dBm
MARKER 1 [T1]
193.00170300MHz
–84.96dBm
VBW
SWT
RBW
30kHz
560ms
30kHz
UNIT
RF ATT
dBm
20dB
REF LVL
1AVG
Figure 86. Typical Spectral Plot
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27508E18F35A | CONN HSG RCPT 66POS BOX MT PIN |
| DAC8420EPZ | IC DAC 12BIT QUAD SRL-OUT 16DIP |
| MS27508E18A35A | CONN HSG RCPT 66POS BOX MT PIN |
| VE-J60-MZ-S | CONVERTER MOD DC/DC 5V 25W |
| GTC030-28-12SLC | CONN HSG RCPT 26POS PNL MT SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9786BSVZRL | 功能描述:IC DAC 16BIT INTERPOL/SP 80TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9786-EB | 制造商:Rochester Electronics LLC 功能描述:EVAL BOARD FOR AD9786 - Bulk |
| AD9786-EBZ | 功能描述:BOARD EVALUATION FOR AD9786 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9786XSV | 制造商:Analog Devices 功能描述:- Bulk |
| AD9787 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit 800 MSPS DAC with Low Power 32-Bit Complex NCO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。