參數(shù)資料
型號(hào)： AD9785BSVZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 25/64頁(yè)
文件大小： 0K
描述： IC DAC 12BIT 800MSPS 100TQFP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1
系列： TxDAC®
位數(shù)： 12
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 模擬和數(shù)字
功率耗散（最大）： 450mW
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 托盤
輸出數(shù)目和類型： 2 電流，單極；2 電流，雙極
采樣率（每秒）： 800M
產(chǎn)品目錄頁(yè)面： 785 (CN2011-ZH PDF)
AD9785/AD9787/AD9788
Rev. A | Page 31 of 64
The interrupt control register comprises two bytes located at Address 0x09. Bits [11:10] and Bits [7:3] are read-only bits that indicate the
current status of a specific event that may cause an interrupt request (IRQ pin active low). These bits are controlled via the digital logic
and are read only via the serial port. Bits [1:0] are the IRQ mask (or enable) bits, which are writable by the user and can also be read back.
Table 19. Interrupt Control Register
Address
Bit
Name
Description
0x09
[15:13]
Reserved
Reserved for future use.
[12]
Clear lock indicator
Writing a 1 to this bit clears the sync lock lost status bit. This bit does not automatically
reset itself to 0 when the reset is complete.
[11]
Sync lock lost status
When high, this bit indicates that the device has lost synchronization. This bit is latched
and does not reset automatically after the device regains synchronization. To reset this
bit to 0, a 1 must be written to the clear lock indicator bit.
[10]
Sync lock status
When this bit is low, the device is not synchronized. When this bit is high, the device is
synchronized.
[9:8]
Reserved
Reserved for future use.
[7]
Data timing error IRQ
0: Default. No setup or hold time error has been detected via the input data port
setup/hold error checking logic.
1: A setup or hold time error has been detected via the input data port setup/hold error
checking logic.
[6]
Sync timing error IRQ
0: Default. No setup or hold time error has been detected via the multichip
synchronization receive pulse setup/hold error checking logic.
1: A setup or hold time error has been detected via the multichip synchronization
receive pulse setup/hold error checking logic.
[5]
Data timing error type
0: Default. A hold error has been detected via the input data port setup/hold error
checking logic. This bit is valid only if the data timing error IRQ bit (Bit 7) is set.
1: A setup error has been detected via the input data port setup/hold error checking
logic. This bit is valid only if the data timing error IRQ bit (Bit 7) bit is set.
[4]
Sync timing error type
0: Default. A hold error has been detected via the multichip synchronization receive
pulse setup/hold error checking logic. This bit is valid only if the sync timing error IRQ
bit (Bit 6) is set.
1: A setup error has been detected via the multichip synchronization receive pulse
setup/hold error checking logic. This bit is valid only if the sync timing error IRQ bit
(Bit 6) is set.
[3]
PLL lock indicator
0: Default. The PLL clock multiplier is not locked to the input reference clock.
1: The PLL clock multiplier is locked to the input reference clock.
[2]
Reserved
Reserved for future use.
[1]
Data port IRQ enable
0: Default. The data IRQ bit (and the IRQ pin) are not enabled (masked) for any errors
that may be detected via the input data port setup/hold error checking logic.
1: The data IRQ bit (and the IRQ pin) are enabled and go active if a setup or hold error is
detected via the input data port setup/hold error checking logic.
[0]
Sync port IRQ enable
0: Default. The sync IRQ bit (and the IRQ pin) are not enabled (masked) for any errors
that may be detected via the multichip synchronization receive pulse setup/hold error
checking logic.
1: The sync IRQ bit (and the IRQ pin) are enabled and go active if a setup or hold error
is detected via the multichip synchronization receive pulse setup/hold error checking
logic.
相關(guān)PDF資料
PDF描述
MS27473E12F3PLC CONN HSG PLUG 3POS STRGHT PINS
VE-J4Z-MZ-S CONVERTER MOD DC/DC 2V 10W
MS27474E24A1S CONN RCPT 128POS JAM NUT W/SCKT
MS27484T10B35B CONN HSG PLUG 13POS STRGHT SCKT
VE-J4Y-MZ-S CONVERTER MOD DC/DC 3.3V 16.5W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9785BSVZRL 功能描述:IC DAC 12BIT 800MSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k
AD9785-DPG2-EBZ 功能描述:BOARD EVALUATION FOR AD9785 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9785-EBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9785 制造商:Analog Devices 功能描述:DUAL 12B, 1GSPS D-A CONVERTER - Bulk 制造商:Analog Devices 功能描述:Digital to Analog Eval. Board
AD9786 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 200 MSPS/500 MSPS TxDAC+ with 2】/4】/8】 Interpolation and Signal Processing
AD9786BSV 制造商:Analog Devices 功能描述:DAC 1-CH Interpolation Filter 16-bit 80-Pin TQFP EP 制造商:Analog Devices 功能描述:IC 16BIT DAC SMD 9786 TQFP80
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*