參數(shù)資料
型號(hào)： AD9783-DPG2-EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 15/32頁
文件大小： 0K
描述： BOARD EVAL FOR AD9783
標(biāo)準(zhǔn)包裝： 1
系列： *
AD9780/AD9781/AD9783
Data Sheet
Rev. B | Page 22 of 32
SPI REGISTER DESCRIPTIONS
Reading these registers returns previously written values for all defined register bits, unless otherwise noted.
Table 12.
Register
Address
Bit
Name
Function
SPI Control
0x00
7
SDIO_DIR
0, operate SPI in 4-wire mode. The SDIO pin operates as an input only pin.
1, operate SPI in 3-wire mode. The SDIO pin operates as a bidirectional data line.
6
LSBFIRST
0, MSB first per SPI standard.
1, LSB first per SPI standard.
Only change LSB/MSB order in single-byte instructions to avoid erratic behavior
due to bit order errors.
5
RESET
0, execute software reset of SPI and controllers, reload default register values
except Register 0x00.
1, set software reset, write 0 on the next (or any following) cycle to release the reset.
Data Control
0x02
7
DATA
0, DAC input data is twos complement binary format.
1, DAC input data is unsigned binary format.
4
INVDCO
1, inverts the data clock output. Used for adjusting timing of input data.
Power-Down
0x03
7
PD_DCO
1, power down data clock output driver circuit.
6
PD_INPT
1, power down input.
5
PD_AUX2
1, power down AUX2 DAC
4
PD_AUX1
1, power down AUX1 DAC.
3
PD_BIAS
1, power down voltage reference bias circuit.
2
PD_CLK
1, power down DAC clock input circuit.
1
PD_DAC2
1, power down DAC2.
0
PD_DAC1
1, power down DAC1.
Setup and Hold
0x04
7:4
SET[3:0]
4-bit value used to determine input data setup timing.
3:0
HLD[3:0]
4-bit value used to determine input data hold timing.
Timing Adjust
0x05
4:0
SAMP_DLY[4:0]
5-bit value used to optimally position input data relative to internal sampling clock.
Seek
0x06
2
LVDS low
One of the LVDS inputs is above the input voltage limits of the IEEE reduced link
specification.
1
LVDS high
One of the LVDS inputs is below the input voltage limits of the IEEE reduced link
specification.
0
SEEK
Indicator bit used with LVDS_SET and LVDS HLD to determine input data timing
margin.
Mix Mode
0x0A
3:2
DAC1MIX[1:0]
00, selects normal mode, DAC1.
01, selects return-to-zero mode, DAC1.
10, selects return-to-zero mode, DAC1.
11, selects mix mode, DAC1.
1:0
DAC2MIX[1:0]
00, selects normal mode, DAC2.
01, selects return-to-zero mode, DAC2.
10, selects return-to-zero mode, DAC2.
11, selects mix mode, DAC2.
DAC1 FSC
0x0B
7:0
DAC1FSC[9:0]
DAC1 full-scale 10-bit adjustment word.
0x0C
1:0
0x3FF, sets DAC full-scale output current to the maximum value of 31.66 mA.
0x200, sets DAC full-scale output current to the nominal value of 20.0 mA.
0x000, sets DAC full-scale output current to the minimum value of 8.66 mA.
相關(guān)PDF資料
PDF描述
AD9707-DPG2-EBZ BOARD EVAL FOR AD9707
AD9704-DPG2-EBZ BOARD EVAL FOR AD9704
AD9741-DPG2-EBZ IC DAC DUAL 8BIT 200MSPS 72LFCSP
0210490186 CABLE JUMPER 1.25MM .254M 12POS
AD9743-DPG2-EBZ IC DAC DUAL 10BIT 72LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9783-DUAL-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 500 MSPS LVDS DAC - Boxed Product (Development Kits)
AD9783-EBZ 制造商:Analog Devices 功能描述:DUAL 16B, 600 MSPS LVDS DAC - Bulk
AD9784 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 200 MSPS/500 MSPS TxDAC+ with 2×/4×/8× Interpolation and Signal Processing
AD9785 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit 800 MSPS DAC with Low Power 32-Bit Complex NCO
AD9785BSVZ 功能描述:IC DAC 12BIT 800MSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*