參數(shù)資料
型號(hào): AD977
廠商: Analog Devices, Inc.
英文描述: 16-Bit, 100 kSPS BiCMOS A/D Converter(100kSPS 16位A/D轉(zhuǎn)換器)
中文描述: 16位,100 kSPS的BiCMOS工藝的A / D轉(zhuǎn)換器(100ksps的16位的A / D轉(zhuǎn)換器)
文件頁數(shù): 8/24頁
文件大小: 287K
代理商: AD977
AD977/AD977A
–8–
REV. A
CONVERSION CONTROL
The AD977/AD977A is controlled by two signals: R/
C
and
CS
.
When R/
C
is brought low, with
CS
low, for a minimum of 50 ns,
the input signal will be held on the internal capacitor array and
a conversion “n” will begin. Once the conversion process does
begin, the
BUSY
signal will go low until the conversion is com-
plete. Internally, the signals R/
C
and
CS
are OR’d together and
there is no requirement on which signal is taken low first when
initiating a conversion. The only requirement is that there be at
least 10 ns of delay between the two signals being taken low.
After the conversion is complete the
BUSY
signal will return
high and the AD977/AD977A will again resume tracking the
input signal. Under certain conditions the
CS
pin can be tied
Low and R/
C
will be used to determine whether you are initiat-
ing a conversion or reading data. On the first conversion, after
the AD977/AD977A is powered up, the DATA output will be
indeterminate.
Conversion results can be clocked serially out of the AD977/
AD977A using either an internal clock, generated by the
AD977/AD977A, or by using an external clock. The AD977/
AD977A is configured for the internal data clock mode by pull-
ing the EXT/
INT
pin low. It is configured for the external clock
mode by pulling the EXT/
INT
pin high.
INTERNAL DATA CLOCK MODE
The AD977/AD977A is configured to generate and provide the
data clock when the EXT/
INT
pin is held low. Typically
CS
will
be tied low and R/
C
will be used to initiate a conversion “n.”
During the conversion the AD977/AD977A will output 16 bits of
data, MSB first, from conversion “n-1” on the DATA pin. This
data will be synchronized with 16 clock pulses provided on the
DATACLK pin. The output data will be valid on both the
rising and falling edge of the data clock as shown in Figure 3.
After the LSB has been presented, the DATA pin will assume
whatever state the TAG input was at during the start of conver-
sion, and the DATACLK pin will stay low until another conver-
sion is initiated.
EXTERNAL DATA CLOCK MODE
The AD977/AD977A is configured to accept an externally sup-
plied data clock when the EXT/
INT
pin is held high. This mode
of operation provides several methods by which conversion
results can be read from the AD977/AD977A. The output data
from conversion “n-1” can be read during conversion “n,” or
the output data from conversion “n” can be read after the con-
version is complete. The external clock can be either a continu-
ous or discontinuous clock. A discontinuous clock can be either
t
1
t
3
t
2
t
5
t
6
t
4
t
7
CS, R/C
MODE
ACQUIRE
CONVERT
ACQUIRE
CONVERT
BUSY
Figure 2. Basic Conversion Timing
BUSY
R/C
t
8
t
11
t
6
DATACLK
t
1
t
9
t
10
MSB VALID
BIT 14
VALID
BIT 13
VALID
BIT 1
VALID
LSB VALID
t
2
1
2
3
15
16
DATA
Figure 3. Serial Data Timing for Reading Previous Conversion Results with Internal Clock (
CS
, EXT/
INT
and TAG Set to
Logic Low)
相關(guān)PDF資料
PDF描述
AD977A 16-Bit, 200 kSPS BiCMOS A/D Converter(200kSPS 16位A/D轉(zhuǎn)換器)
AD9803JST CCD Signal Processor For Electronic Cameras
AD9804 Complete 10-Bit 18 MSPS CCD Signal Processor
AD9804JST Complete 10-Bit 18 MSPS CCD Signal Processor
AD9850BRS CMOS, 125 MHz Complete DDS Synthesizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9772 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 150 MSPS TxDAC⑩ with 2x Interpolation Filter
AD9772A 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter
AD9772AAST 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:14BIT 160 MSPS TXDAC+ W/2X INTERPOLATION - Tape and Reel 制造商:Analog Devices 功能描述:Digital-Analog Converter IC Number of Bi
AD9772AASTRL 制造商:Analog Devices 功能描述:DAC 1-CH Segment 14-bit 48-Pin LQFP T/R
AD9772AASTZ 功能描述:IC DAC 14BIT 160MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)