參數資料
| 型號： | AD9778ABSVZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 36/56頁 |
| 文件大?。?/td> | 0K |
| 描述： | DAC 14BIT 1.0GSPS 100-TQFP |
| 產品培訓模塊： | DAC Architectures |
| 標準包裝： | 1,000 |
| 位數： | 14 |
| 數據接口： | 并聯(lián) |
| 轉換器數目： | 2 |
| 電壓電源： | 模擬和數字 |
| 功率耗散（最大）： | 300mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應商設備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 帶卷 (TR) |
| 輸出數目和類型： | 4 電流，單極；4 電流，雙極 |
| 采樣率（每秒）： | 1G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
AD9776A/AD9778A/AD9779A
Rev. B | Page 41 of 56
Configuring PLL Band Select with Temperature Sensing
The following procedure outlines a method for setting the PLL
band select value for a device operating at a particular temperature
that holds for a change in ambient temperature over the total
40°C to +85°C operating range of the device without further
user intervention. Note that REFCLK must be applied to the
device during this procedure.
1.
Program the values of N1 (Register 0x09, Bits[6:5]) and N2
(Register 0x09, Bits[4:3]), along with the PLL settings
shown in Table 22.
2.
Set the PLL band (Register 0x08, Bits[7:2]) to 63 to enable
PLL auto mode.
3.
Wait for the PLL_LOCK pin or the PLL lock indicator
(Register 0x00, Bit 1) to go high. This should occur
within 5 ms.
4.
Read back the 6-bit PLL band (Register 0x08, Bits[7:2]).
5.
Based on the temperature when the PLL auto band select is
performed, set the PLL band indicated in either Table 24 or
Table 25 by rewriting the readback values into the PLL
Band Select parameter (Register 0x08, Bits[7:2]).
This procedure requires temperature sensing upon start-up or
reset of the device to optimally choose the PLL band select
value that holds over the entire operating temperature range. If
the optimal band is in the range of 0 to 31 (lower VCO
frequency), refer to Table 24.
Table 24. Setting Optimal PLL Band, When Band Is in the
Lower Range (0 to 31)
If System Startup
Temperature Is
Set PLL Band as Follows
40°C to 10°C
Set PLL band = readback band + 2
10°C to +15°C
Set PLL band = readback band + 1
15°C to 55°C
Set PLL band = readback band
55°C to 85°C
Set PLL band = readback band 1
If the optimal band is in the range of 32 to 62 (higher VCO
frequency), refer to Table 25.
Table 25. Setting Optimal PLL Band, When Band Is in the
Higher Range (32 to 62)
If System Startup
Temperature Is
Set PLL Band as Follows
40°C to 30°C
Set PLL band = readback band + 3
30°C to 10°C
Set PLL band = readback band + 2
10°C to +15°C
Set PLL band = readback band + 1
15°C to 55°C
Set PLL band = readback band
55°C to 85°C
Set PLL band = readback band 1
Known Temperature Calibration with Memory
If temperature sensing is not available in the system, a factory
calibration at a known temperature is another method for
guaranteeing lock over temperature. Factory calibration can be
performed as follows:
1.
Program the values of N1 (Register 0x09, Bits[6:5]) and N2
(Register 0x09, Bits[4:3]), along with the PLL settings
shown in Table 22.
2.
Set the PLL band (Register 0x08, Bits[7:2]) to 63 to enable
PLL auto mode.
3.
Wait for the PLL_LOCK pin or the PLL lock indicator
(Register 0x00, Bit 1) to go high. This should occur
within 5 ms.
4.
Read back the 6-bit PLL band (Register 0x08, Bits[7:2]).
5.
Based on the temperature when the PLL auto band select is
performed, store into nonvolatile memory the PLL band
up or restart, load the stored PLL band value into the PLL
band select parameter (Register 0x08, Bits[7:2]).
Set-and-Forget Device Option
If the PLL band select configuration methods described in
the previous sections cannot be implemented in a particular
system, there may be a screened device option that can satisfy
the system requirements. This allows the user to preload a
specific PLL band select value for all devices that holds over
temperature. Example REFCLK and VCO frequencies are
shown in Table 26.
Table 26. Typical VCO Frequency Range vs.
PLL Band Select Value
fREFCLK (MHz)
fVCO (MHz)
Guaranteed
PLL Band
Total PLL
Divide Ratio
59.73335
955.7336
2
16
61.44
1966.08
61
32
67.2
1075.2
11
16
76.8
1228.8
20
16
80.01
1280
23
16
81.92
1310.72
25
16
92.16
1474.56
34
16
112.0
1792.0
50
16
119.4667
955.7336
2
8
122.88
1966.08
61
16
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B1V-MU | CONVERTER MOD DC/DC 5.8V 200W |
| VI-23H-IV | CONVERTER MOD DC/DC 52V 150W |
| VI-23F-IV | CONVERTER MOD DC/DC 72V 150W |
| VE-B3B-MU | CONVERTER MOD DC/DC 95V 200W |
| AD9778BSVZRL | IC DAC 14BIT DUAL 1GSPS 100TQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9778A-DPG2-EBZ | 功能描述:BOARD EVALUATION FOR AD9778A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數模轉換器 (DAC) 系列:* 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD9778A-EBZ | 制造商:Analog Devices 功能描述:Dual 12 /14 /16 Bit, 1 GSPS, Digital To Analog Converters Development Kit 制造商:Analog Devices 功能描述:DUAL 14B, 1.0 GSPS TXDAC - Bulk |
| AD9778BSVZ | 功能描述:IC DAC 14BIT DUAL 1GSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數:8 數據接口:串行 轉換器數目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9778BSVZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit, 1 GSPS, Digital-to-Analog Converters |
| AD9778BSVZRL | 功能描述:IC DAC 14BIT DUAL 1GSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯(lián) 轉換器數目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應商設備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復。