- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373967 > AD9761ARS (ANALOG DEVICES INC) Dual 10-Bit TxDAC+⑩ with 2x Interpolation Filters PDF資料下載
參數(shù)資料
| 型號： | AD9761ARS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Dual 10-Bit TxDAC+⑩ with 2x Interpolation Filters |
| 中文描述： | DUAL, PARALLEL, WORD INPUT LOADING, 0.035 us SETTLING TIME, 10-BIT DAC, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數(shù)： | 13/23頁 |
| 文件大?。?/td> | 246K |
| 代理商： | AD9761ARS |
AD9761
–13–
REV. A
The positive output compliance range is slightly dependent on
the full-scale output current, I
OUTFS
. It degrades slightly from
its nominal 1.25 V for an I
OUTFS
= 10 mA to 1.00 V for an
I
OUTFS
= 2 mA. Applications requiring the AD9761’s output
(i.e., V
OUTA
and/or V
OUTB
) to extend to its output compliance
range should size R
LOAD
accordingly. Operation beyond this
compliance range will adversely affect the AD9761’s linearity
performance and subsequently degrade its distortion perfor-
mance. Note, the optimum distortion performance of the
AD9761 is obtained by restricting its output(s) as seen at
IOUT(A/B) and QOUT(A/B) to within
±
0.5 V.
DIGITAL INPUTS AND INTERLEAVED INTERFACE
CONSIDERATIONS
The AD9761 digital interface consists of 10 data input pins, a
clock input pin, and three control pins. It is designed to support
a clock rate up to 40 MSPS. The 10-bit parallel data inputs
follow standard positive binary coding, where DB9 is the most
significant bit (MSB) and DB0 is the least significant bit (LSB).
IOUTA (or QOUTA) produces a full-scale output current when
all data bits are at Logic 1. IOUTB (or QOUTB) produces a
complementary output, with the full-scale current split between
the two outputs as a function of the input code.
STATE
MACHINE
"I" AND "Q" DATA
CLOCK
SELECT
RESET/SLEEP
WRITE
"Q" DATA
CLOCK
2
"I" DATA
"I"
INPUT
REGISTER
"I"
FILTER
REGISTER
"Q"
INPUT
REGISTER
"Q"
INPUT
REGISTER
Figure 28. Block Diagram of Digital Interface
The AD9761 interfaces with a single 10-bit digital input bus
that supports interleaved I and Q input data. Figure 28 shows a
simplified block diagram of the digital interface circuitry consist-
ing of two banks of edge triggered registers, two multiplexers,
and a state machine. Interleaved I and Q input data is presented
at the DATA input bus, where it is then latched into the se-
lected I or Q input register on the rising edge of the WRITE
input. The output of these input registers is transferred in pairs
to their respective interpolator filters’ register after each Q write
on the rising edge of the CLOCK input (refer to Timing Dia-
gram in Figure 2). A state machine ensures the proper pairing of
I and Q input data to the interpolation filter’s inputs.
The SELECT signal at the time of the rising edge of the WRITE
signal determines which input register latches the input data. If
SELECT is high around the rising edge of WRITE the data is
latched into the I register of the AD9761. If SELECT is low
around the rising edge of the WRITE, the data is latched into
the Q register of the AD9761. If SELECT is kept in one state
while data is repeatedly writing to the AD9761, the data will be
written into the selected filter register at half the input data rate
since the data is always assumed to be interleaved.
The state machine controls the generation of the divided clock
and hence pairing of I and Q data inputs. After the AD9761 is
reset, the state machine keeps track of the paired I and Q data.
The state transition diagram is shown in Figure 29, in which all
the states are defined. A transition in state occurs upon the
rising edge of CLOCK and is a function of the current state as
well as status of SELECT, WRITE and SLEEP. The state ma-
chine is reset on the first rising CLOCK edge while RESET
remains high. Upon RESET returning low, a state transition will
occur on the first rising edge of CLOCK. The most recent I and Q
data samples are transferred to the correct interpolation filter
only upon entering state FILTER DATA.
Note, it is possible to ensure proper pairing of I and Q
data inputs without issuing RESET high. This may be
accomplished by writing two or more successive Q data
inputs followed by a clock. In this case, the state machine
will advance to either the RESET or FILTER DATA state.
The state machine will advance to the ONE-I state upon
writing I data followed by a clock.
ONE, I
RESET
FILTER
DATA
I or Q or N
N
I = WRITE & SELECT FOLLOWED BY A CLOCK
Q = WRITE &
SELECT
FOLLOWED BY A CLOCK
N = CLOCK ONLY, NO WRITE
I
I
Q
Q or N
Figure 29. State Transition Diagram of AD9761 Digital
Interface
An example helps illustrate the digital timing and control re-
quirements to ensure proper pairing of I and Q data. In this
example, the AD9761 is assumed to interface with a host pro-
cessor on a dedicated data bus and the state machine is reset by
asserting a Logic Level “1” to the RESET/SLEEP input for a
duration of one clock cycle. In the timing diagram shown in
Figure 30, WRITE and CLOCK are tied together while SELECT
is updated at the same instance as DATA. Since SELECT is
high upon RESET returning low, I data is latched into the I
input register on the first rising WRITE. On the next rising
WRITE edge, the Q data is latched into its input register and
the outputs of both input registers are latched into their respec-
tive I and Q filter registers. The sequence of events is repeated
on the next rising WRITE edge with the new I data being
latched into the I input register.
The digital inputs are CMOS compatible with logic thresholds,
V
THRESHOLD
set to approximately half the digital positive supply
(DVDD) or
V
THRESHOLD
= DVDD
/2 (
±
20%).
The internal digital circuitry of the AD9761 is capable of oper-
ating over a digital supply range of 2.7 V to 5.5 V. As a result,
the digital inputs can also accommodate TTL levels when DVDD
is set to accommodate the maximum high level voltage, V
OH(MAX)
,
of the TTL drivers. A DVDD of 3 V to 3.3 V will typically
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9761 | Dual 10-Bit TxDAC with 23 Interpolation Filters(內(nèi)插濾波器的雙10位D/A轉(zhuǎn)換器) |
| AD9762 | Analog Devices: Data Converters: DAC 12-Bit, 10 ns to 100 ns Converters Selection Table |
| AD9762-EB | 12-Bit, 125 MSPS TxDAC D/A Converter |
| AD9762AR | 12-Bit, 125 MSPS TxDAC D/A Converter |
| AD9762ARU | 12-Bit, 125 MSPS TxDAC D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9761-ARS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit Digital-to-Analog Converter |
| AD9761ARSRL | 功能描述:IC DAC 10BIT DUAL 40MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9761ARSZ | 功能描述:IC DAC 10BIT DUAL 40MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD9761ARSZRL | 功能描述:IC DAC 10BIT DUAL 40MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD9761-EB | 制造商:Analog Devices 功能描述:Evaluation Board For AD9761 制造商:Analog Devices 功能描述:DEV TOOLS, EVAL BD FOR AD9761 - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NS)) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。