The power dissipation, PD
參數(shù)資料
型號(hào)： AD9706-DPG2-EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 31/44頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9706
標(biāo)準(zhǔn)包裝： 1
系列： *
Data Sheet
AD9704/AD9705/AD9706/AD9707
Rev. B | Page 37 of 44
POWER DISSIPATION
The power dissipation, PD, of the AD9704/AD9705/AD9706/
AD9707 is dependent on several factors that include
The power supply voltages (AVDD, CLKVDD, and DVDD)
The full-scale current output, IOUTFS
The update rate, fCLOCK
The reconstructed digital input waveform
Power dissipation is directly proportional to the analog supply
current, IAVDD, and the digital supply current, IDVDD. IAVDD is equal to
a fixed current plus IOUTFS, as shown in Figure 80. IDVDD is proportional
to fCLOCK and increases with increasing analog output frequencies.
Figure 82 shows IDVDD as a function of full-scale sine wave output
ratios (fOUT/fCLOCK) for various update rates with DVDD = 3.3 V.
ICLKVDD is directly proportional to fCLOCK and is higher for differential
clock operation than for single-ended operation, as shown in
Figure 84. This difference in clock current is due primarily to the
differential clock receiver, which is disabled in single-ended
clock mode.
10
9
8
7
6
5
4
3
2
1
0
12
345
I AV
DD
(m
A
)
IOUTFS (mA)
0
592
6-
080
Figure 80. IAVDD vs. IOUTFS at AVDD = 3.3 V
0
1.00
1.25
1.50
1.75
2.00
I AVD
D
(m
A
)
IOUTFS (mA)
05
92
6-
1
02
1
3
2
4
5
6
Figure 81. IAVDD vs. IOUTFS at AVDD = 1.8 V
10
9
8
7
6
5
4
3
2
1
0
0.01
0.1
1
I DVD
D
(m
A
)
fOUT/fCLOCK
05
92
6-
0
81
fCLOCK = 75MSPS
fCLOCK = 25MSPS
fCLOCK = 10MSPS
fCLOCK = 125MSPS
fCLOCK = 175MSPS
Figure 82. IDVDD vs. fOUT/fCLOCK Ratio at DVDD = 3.3 V
2.5
0
0.01
0.1
1
I DV
D
(m
A
)
fOUT/fCLOCK
05
92
6-
0
98
0.5
1.0
1.5
2.0
2.5
fCLOCK = 80MSPS
fCLOCK = 10MSPS
fCLOCK = 25MSPS
fCLOCK = 50MSPS
Figure 83. IDVDD vs. fOUT/fCLOCK Ratio at DVDD = 1.8 V
5
4
3
2
1
0
100
50
150
200
I C
L
KV
DD
(m
A
)
fCLOCK (MSPS)
DIFF
SE
05
92
6-
0
82
Figure 84. ICLKVDD vs. fCLOCK at CLKVDD = 3.3 V
相關(guān)PDF資料
PDF描述
AD9705-DPG2-EBZ BOARD EVAL FOR AD9705
MIC2026-2YM IC DISTRIBUTION SW DUAL 8-SOIC
UVZ2E331MRD CAP ALUM 330UF 250V 20% RADIAL
VE-B5B-EY CONVERTER MOD DC/DC 95V 50W
AD9783-DPG2-EBZ BOARD EVAL FOR AD9783
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9706-EB 制造商:Analog Devices 功能描述:
AD9706-EBZ 功能描述:BOARD EVAL FOR AD9706 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9707BCPZ 功能描述:IC DAC TX 14BIT 175MSPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD9707BCPZRL7 功能描述:IC DAC TX 14BIT 175MSPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:*
AD9707-DPG2-EBZ 功能描述:BOARD EVAL FOR AD9707 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*