參數(shù)資料
型號(hào): AD9609BCPZRL7-80
廠商: Analog Devices Inc
文件頁(yè)數(shù): 20/32頁(yè)
文件大?。?/td> 0K
描述: IC ADC 10BIT SRL/SPI 80M 32LFCSP
標(biāo)準(zhǔn)包裝: 1,500
位數(shù): 10
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 92mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個(gè)單端,單極;1 個(gè)差分,單極
AD9609
Rev. 0 | Page 27 of 32
MEMORY MAP
READING THE MEMORY MAP REGISTER TABLE
Each row in the memory map register table (see Table 17)
contains eight bit locations. The memory map is roughly
divided into four sections: the chip configuration registers
(Address 0x00 to Address 0x02); the device index and transfer
register (Address 0xFF); the program registers, including setup,
control, and test (Address 0x08 to Address 0x2A); and the
AD9609-specific customer SPI control register (Address 0x101).
Table 17 documents the default hexadecimal value for each
hexadecimal address shown. The column with the heading Bit 7
(MSB) is the start of the default hexadecimal value given. For
example, Address 0x2A, the OR/MODE select register, has a hexa-
decimal default value of 0x01. This means that in Address 0x2A,
Bits[7:1] = 0, and Bit 0 = 1. This setting is the default OR/MODE
setting. The default value results in the programmable external
MODE/OR pin (Pin 23) functioning as an out-of-range digital
output. For more information on this function and others, see the
AN-877 Application Note, Interfacing to High Speed ADCs via SPI.
This application note details the functions controlled by Register
0x00 to Register 0xFF. The remaining register, Register 0x101, is
documented in the Memory Map Register Descriptions section
that follows Table 17.
OPEN LOCATIONS
All address and bit locations that are not included in the SPI map
are not currently supported for this device. Unused bits of a valid
address location should be written with 0s. Writing to these loca-
tions is required only when part of an address location is open
(for example, Address 0x2A). If the entire address location is
open, it is omitted from the SPI map (for example, Address 0x13)
and should not be written.
DEFAULT VALUES
After the AD9609 is reset, critical registers are loaded with
default values. The default values for the registers are given in
the memory map register table (see Table 17).
Logic Levels
An explanation of logic level terminology follows:
“Bit is set” is synonymous with “bit is set to Logic 1” or
“writing Logic 1 for the bit.”
“Clear a bit” is synonymous with “bit is set to Logic 0” or
“writing Logic 0 for the bit.”
Transfer Register Map
Address 0x08 to Address 0x18 are shadowed. Writes to these
addresses do not affect part operation until a transfer command
is issued by writing 0x01 to Address 0xFF, setting the transfer bit.
This allows these registers to be updated internally and simulta-
neously when the transfer bit is set. The internal update takes
place when the transfer bit is set, and then the bit autoclears.
相關(guān)PDF資料
PDF描述
AD9613BCPZ-170 IC ADC 12BIT SRL 170MSPS 64LFCSP
AD9627ABCPZ-125 IC ADC 12BIT 1255MSPS 64LFCSP
AD9627ABCPZ11-150 IC ADC 11BIT 150MSPS 64LFCSP
AD9628BCPZRL7-125 IC ADC 12BIT 125MSPS 64LFCSP
AD9629BCPZ-65 IC ADC 12BIT 65MSPS 32LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9609XCPZ-40 功能描述:IC ADC 10BIT SPI/SRL 40M 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購(gòu)買時(shí)間 標(biāo)準(zhǔn)包裝:1
AD9609XCPZ-80 功能描述:IC ADC 10BIT SRL/SPI 80M 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購(gòu)買時(shí)間 標(biāo)準(zhǔn)包裝:1
AD9610 制造商:AD 制造商全稱:Analog Devices 功能描述:Wide Bandwidth, Fast Settling Operational Amplifier
AD9610/PCB 制造商:Analog Devices 功能描述:
AD9610BH 制造商:Analog Devices 功能描述:OP Amp Single GP 制造商:Rochester Electronics LLC 功能描述:AD9610 HYBRID OP AMP IC - Bulk