- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375248 > AD9561JR-REEL (ANALOG DEVICES INC) Pulse Width Modulator PDF資料下載
參數(shù)資料
| 型號： | AD9561JR-REEL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | Pulse Width Modulator |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 封裝： | PLASTIC, SOIC-28 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 273K |
| 代理商： | AD9561JR-REEL |
AD9561
–5–
REV. 0
Pulse Pattern Example
Figure 1 at the top of the previous page illustrates the PWM
OUT of the AD9561 with various DATA and CONTROL
inputs. The DATA format is Binary. In the Pulse Pattern
Example, the Hexadecimal format is used, i.e., FF
H
represents
decimal 255.
The top line shows the CLOCK; the second shows DATA and
CONTROL inputs, which are latched on the rising edge of
CLOCK. The third line shows the resulting pulse.
The AD9561 DATA and CONTROL inputs are double
latched. The OUTPUT pulse labeled “Pulse N” results from
DATA and CONTROL values latched in by the first CLOCK,
illustrating the one CLOCK period timing delay.
The CONTROL value number for pulse one is shown as xx.
This means the value is not important because a 100% pulse
will be output for any CONTROL value for DATA value 255 or
FF
H
. Likewise, OUTPUT Pulse N is noted as 100% DNC (do
not care), also noting that CONTROL value is unimportant.
The fourth DATA/CONTROL value is C0/0X. This indicates
that the level for LEM/TEM is unimportant when SEM/DEM is
logic Level “0”.
Selecting R
SET
Because the AD9561 must provide full range coverage of the
CLOCK pulse period, the ramp time must be matched to the
CLOCK period. All components for the ramp generators, except
R
SET
,
are integrated in the AD9561.
R
SET
, is selected by the user to set the ramp time close to the
CLOCK period. The ramps are generated by constant current
sources charging on-chip capacitors.
R
SET
can be chosen in the range from 226
for 60 MHz
operation to 16.5 k
for 1 MHz. Because the absolute value of
the on-chip capacitor can vary by
±
20%, the autocalibration
circuit is included to fine tune the matching of the ramp time to
the CLOCK period.
R
SET
– k
100
10
10
20
1
C
10
Figure 3. R
SET
Values vs. CLOCK Frequency
Figure 3 shows approximate values for R
SET
over the operating
frequency range. The following equation should be used to
determine R
SET
:
R
=
30.2068
×
10
9
F
1.04414
where
F
is the CLOCK frequency in Hz. The resistor value
determined by the equation will generate a current near center-
range of the autocalibration circuit.
Autocalibration
The AD9561 should be calibrated when power is applied to the
system or after a power reduce cycle.
t
AC
CAL START
CAL OUT
1μs MIN
Figure 4. Autocalibration Timing
Autocalibration is initiated by applying a pulse of 1
μ
s minimum
duration to Pin 17, CAL START.
The CLOCK pulse should be
applied continuously during calibration
.
As Figure 4 shows, the
initial state of CAL OUT is not known.
During the CAL IN pulse, all internal logic is initialized for
calibration and proper synchronization once calibration is
complete; the falling edge of CAL IN initiates the Auto-CAL
cycle.
Auto-CAL is not affected by the code applied to the DATA or
CONTROL inputs. However, to assure that no pulses are
generated during calibration, it is suggested that all digital
inputs be held at Logic “0.”
On the falling edge of CAL IN, the ramp’s slope is set as slow as
possible for the current R
SET
. Figure 4 shows the RAMP slope
increasing as autocalibration adds small incremental currents,
until it crosses the internal REF LO before the end of the
CLOCK period.
RAMP
REF LO
RAMP
END OF CLOCK CYCLE
TIME
Figure 5. Autocalibration Conceptual
The calibration current is incremented on each 32nd CLOCK
pulse until the full-scale ramp time is equal to the period of the
CLOCK. Cal Complete is detected and CAL OUT goes high
when the ramp crosses REF LO before it is reset by the next
CLOCK. With a maximum of 64 incremental increases, the
maximum autocalibration time, t
AC
, can be calculated by the
equation:
t
AC
=
32
×
64
where:
F
C
= CLOCK frequency in Hertz
F
相關PDF資料 |
PDF描述 |
|---|---|
| AD9561JR | Pulse Width Modulator |
| AD9561 | Pulse Width Modulator(高速,數(shù)字可調(diào)的PWM) |
| AD9562 | Dual PWM(雙PWM) |
| AD9661AKR-REEL | Laser Diode Driver with Light Power Control |
| AD9661AKR | Laser Diode Driver with Light Power Control |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9562JP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9562JP-REEL | 制造商:Analog Devices 功能描述: |
| AD9571 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ethernet Clock Generator, 10 Clock Outputs |
| AD9571ACPZLVD | 功能描述:IC PLL CLOCK GEN 25MHZ 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| AD9571ACPZLVD-R7 | 功能描述:IC PLL CLOCK GEN 25MHZ 40LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。