For fVCO = 3888 MHz, an obvious" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� AD9553BCPZ-REEL7
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 21/44闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC INTEGER-N CLCK GEN 32LFCSP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1,500
椤炲瀷锛� 鏅�(sh铆)閻�/闋荤巼杞�(zhu菐n)鎻涘櫒
PLL锛� 鏄�
涓昏鐩殑锛� 浠ュお缍�(w菐ng)锛孏PON锛孲ONET/SHD锛孴1/E1
杓稿叆锛� CMOS锛孡VDS锛屾櫠楂�
杓稿嚭锛� CMOS锛孡VDS锛孡VPECL
闆昏矾鏁�(sh霉)锛� 1
姣旂巼 - 杓稿叆:杓稿嚭锛� 1:2
宸垎 - 杓稿叆:杓稿嚭锛� 鏄�/鏄�
闋荤巼 - 鏈€澶э細 810MHz
闆绘簮闆诲锛� 3.135 V ~ 3.465 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 32-WFQFN 瑁搁湶鐒婄洡锛孋SP
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 32-LFCSP锛�5x5锛�
鍖呰锛� 甯跺嵎 (TR)
閰嶇敤锛� AD9553/PCBZ-ND - BOARD EVAL FOR AD9553
AD9553
Rev. A | Page 28 of 44
5. Determine N, K, and R.
For fVCO = 3888 MHz, an obvious solution is K = 1, R = 125,
and N = 3888, which satisfies the constraint on both N and
R, and yields FPFD = 1 MHz.
For fVCO = 3732.48 MHz, an obvious solution is N =
373,248, K = 1, and R = 12,500. This choice, however,
violates the constraints on both N and R in Step 3.
A simple remedy is to divide both N and R by a common
factor. In this particular case, four is the greatest common
factor of N and R. Dividing by four leads to N = 93,312,
K = 1, and R = 3125 (K = 1), satisfying the constraint on
N and R, and yielding FPFD = 40 kHz. Note that to match
the values given in the Preset Frequencies section, FPFD
must be 16 kHz. To accomplish this, keep R = 3125, but
choose K = 2/5 (see Table 14). This changes N to 233,280,
which agrees with Table 16.
For fVCO = 3421.44 MHz, an obvious solution is
N = 342,144
K = 1
R = 12,500.
As with the case for fVCO = 3732.48 MHz, this choice
violates the constraints on both N and R in Step 3. Once
again, the greatest common factor of N and R is four,
leading to N = 85,536, K = 1, and R = 3125 (K = 1),
yielding FPFD = 40 kHz.
In summary, if choosing fVCO = 3421.44 MHz, then a
possible solution is
P0 = 11
P1 = 2
N = 85,536
R = 3,125
K = 1
FPFD = 40 kHz
If one chooses fVCO = 3732.48 MHz, then the solution set
that matches the tables in the Preset Frequencies section is
P0 = 6
P1 = 4
N = 233,280
R = 3,125
K = 2/5
FPFD = 16 kHz
If choosing fVCO = 3888 MHz, then a possible solution is
P0 = 5
P1 = 5
N = 3888
R = 125
K = 1
FPFD = 1 MHz
6. If applicable, determine RXO, the XTAL divider value.
The value of RXO depends on the value of fREF, K, and R
from Step 5, as follows:
脳
=
K
R
f
R
REF
XO
6
10
50
Given that fREF = 125 MHz, the two results from Step 5 lead to
RXO = 3125 (for R = 3125 and K = 2/5)
RXO = 50 (for R = 125 and K = 1)
LOW DROPOUT (LDO) REGULATORS
The AD9553 is powered from a single 3.3 V supply and contains
on-chip LDO regulators for each function to eliminate the need
for external LDOs. To ensure optimal performance, each LDO
output should have a 0201-sized 0.47 渭F capacitor connected
between its access pin and ground. In addition, double vias to
ground for these capacitors minimize the parasitic resistance and
inductance.
AUTOMATIC POWER-ON RESET
The AD9553 has an internal power-on reset circuit (see Figure 33).
At power-up, an 800 pF capacitor momentarily holds a Logic 0
at the active low input of the reset circuitry. This ensures that the
device is held in a reset state (~250 s) until the capacitor charges
sufficiently via the 100 k pull-up resistor and 200 k series
resistor. Note that when using a low impedance source to drive
the RESET pin, be sure that the source is either tristate or Logic 0
at power-up. Otherwise, the device may not calibrate properly.
15
RESET
200k
100k
800pF
VDD
RESET
CIRCUITRY
AD9553
08565-
105
Figure 33. Power-On Reset
Provided an input reference signal is present at the REFA,
REFB, or XTAL pin, the device automatically performs a VCO
calibration during power-up. If the input reference signal is not
present, VCO calibration fails and the PLL does not lock. As
soon as an input reference signal is present, the user must reset
the device to initiate the automatic VCO calibration process.
Any change to the preset frequency selection pins requires the
user to reset the device. This is necessary to initiate the automatic
VCO calibration process.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AD9557BCPZ-REEL7 IC CLK XLATR PLL 1250MHZ 40LFCSP
AD9558BCPZ-REEL7 IC CLK XLATR PLL 1250MHZ 64LFCSP
AD9571ACPZPEC-R7 IC PLL CLOCK GEN 25MHZ 40LFCSP
AD9572ACPZLVD-R7 IC PLL CLOCK GEN 25MHZ 40LFCSP
AD9573ARUZ-RL7 IC PCI CLCOK GEN 25MHZ 16TSSOP
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD9554/PCBZ 鍔熻兘鎻忚堪:AD9554 - Timing, Clock Generator Evaluation Board 鍒堕€犲晢:analog devices inc. 绯诲垪:- 闆朵欢鐙€鎱�(t脿i):鏈夋晥 涓昏鐢ㄩ€�:瑷�(j矛)鏅�(sh铆)锛屾檪(sh铆)閻樼櫦(f膩)鐢熷櫒 宓屽叆寮�:- 浣跨敤鐨� IC/闆朵欢:AD9554 涓昏灞€�:- 杓斿姪灞€�:LED 鐙€鎱�(t脿i)鎸囩ず鍣� 鎵€鍚墿鍝�:鏉� 妯�(bi膩o)婧�(zh菙n)鍖呰:1
AD9554-1/PCBZ 鍔熻兘鎻忚堪:AD9554-1 - Timing, Clock Generator Evaluation Board 鍒堕€犲晢:analog devices inc. 绯诲垪:- 闆朵欢鐙€鎱�(t脿i):鏈夋晥 涓昏鐢ㄩ€�:瑷�(j矛)鏅�(sh铆)锛屾檪(sh铆)閻樼櫦(f膩)鐢熷櫒 宓屽叆寮�:- 浣跨敤鐨� IC/闆朵欢:AD9554-1 涓昏灞€�:- 杓斿姪灞€�:LED 鐙€鎱�(t脿i)鎸囩ず鍣� 鎵€鍚墿鍝�:鏉� 妯�(bi膩o)婧�(zh菙n)鍖呰:1
AD9554-1BCPZ 鍔熻兘鎻忚堪:IC PLL CLOCK GEN 4OUT 72LFCSP 鍒堕€犲晢:analog devices inc. 绯诲垪:- 鍖呰:鎵樼洡 闆朵欢鐙€鎱�(t脿i):鏈夋晥 PLL:鏄� 涓昏鐢ㄩ€�:浠ュお缍�(w菐ng)锛孲ONET/SDH锛孲tratum 杓稿叆:CMOS锛孡VDS 杓稿嚭:HCSL锛孡VDS锛孡VPECL 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:4锛�4 宸垎 - 杓稿叆:杓稿嚭:鏄�/鏄� 闋荤巼 - 鏈€澶у€�:942MHz 闆诲 - 闆绘簮:1.4 V ~ 2.625 V 宸ヤ綔婧害:-40掳C ~ 85掳C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:56-WFQFN 瑁哥剨鐩�锛孋SP 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:56-LFCSP-WQ锛�8x8锛� 妯�(bi膩o)婧�(zh菙n)鍖呰:1
AD9554-1BCPZ-REEL7 鍔熻兘鎻忚堪:IC PLL CLOCK GEN 4OUT 72LFCSP 鍒堕€犲晢:analog devices inc. 绯诲垪:- 鍖呰:甯跺嵎锛圱R锛� 闆朵欢鐙€鎱�(t脿i):鏈夋晥 PLL:鏄� 涓昏鐢ㄩ€�:浠ュお缍�(w菐ng)锛孲ONET/SDH锛孲tratum 杓稿叆:CMOS锛孡VDS 杓稿嚭:HCSL锛孡VDS锛孡VPECL 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:4锛�4 宸垎 - 杓稿叆:杓稿嚭:鏄�/鏄� 闋荤巼 - 鏈€澶у€�:942MHz 闆诲 - 闆绘簮:1.4 V ~ 2.625 V 宸ヤ綔婧害:-40掳C ~ 85掳C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:56-WFQFN 瑁哥剨鐩�锛孋SP 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:56-LFCSP-WQ锛�8x8锛� 妯�(bi膩o)婧�(zh菙n)鍖呰:750
AD9554BCPZ 鍔熻兘鎻忚堪:IC CLOCK TRANSLATOR 8OUT 72LFCSP 鍒堕€犲晢:analog devices inc. 绯诲垪:- 鍖呰:鎵樼洡 闆朵欢鐙€鎱�(t脿i):鏈夋晥 PLL:鏄� 涓昏鐢ㄩ€�:浠ュお缍�(w菐ng)锛孲ONET/SDH锛孲tratum 杓稿叆:CMOS锛孡VDS 杓稿嚭:HCSL锛孡VDS锛孡VPECL 闆昏矾鏁�(sh霉):1 姣旂巼 - 杓稿叆:杓稿嚭:4锛�8 宸垎 - 杓稿叆:杓稿嚭:鏄�/鏄� 闋荤巼 - 鏈€澶у€�:941MHz 闆诲 - 闆绘簮:1.47 V ~ 1.89 V 宸ヤ綔婧害:-40掳C ~ 85掳C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:72-VFQFN 瑁搁湶鐒婄洡锛孋SP 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:72-LFCSP-VQ锛�10x10锛� 妯�(bi膩o)婧�(zh菙n)鍖呰:1
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�(h脿o)锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

*鍨嬭櫉(h脿o) *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉(h脿o) 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳