參數(shù)資料
型號(hào)： AD9540BCPZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 24/32頁(yè)
文件大小： 0K
描述： IC CLOCK GENERATOR PLL 48-LFCSP
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： 時(shí)鐘發(fā)生器
PLL： 是
輸入： 時(shí)鐘
輸出： CML，PECL
電路數(shù)： 1
比率 - 輸入:輸出： 2:2
差分 - 輸入:輸出： 是/是
頻率 - 最大： 655MHz
除法器/乘法器： 是/無(wú)
電源電壓： 1.71 V ~ 1.89 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 776 (CN2011-ZH PDF)
AD9540
Rev. A | Page 30 of 32
CFR2[24] = 0 (default). The lock detect acts as a status indicator
(PLL is locked 0 or unlocked 1).
CFR2[24] = 1. The lock detect acts as a lead-lag indicator. A 1
on the STATUS pin means that the CLK2 pin lags the
reference. A 0 means that the CLK2 pin leads the reference.
CFR2[23] RF Divider Power-Down
This bit powers down the RF divider to save power when
not in use.
CFR2[23] = 0 (default). The RF divider is on.
CFR2[23] = 1. The RF divider is powered down and an alternate
path between the CLK1 inputs and SYSCLK is enabled.
CFR2[22:21] RF Divider Ratio
These two bits control the RF divider ratio (÷R).
CFR2[22:21] = 11 (default). RF Divider R = 8.
CFR2[22:21] = 10. RF Divider R = 4.
CFR2[22:21] = 01. RF Divider R = 2.
CFR2[22:21] = 00. RF Divider R = 1. Note that this is not the
same as bypassing the RF divider.
CFR2[20] Clock Driver Power-Down
This bit powers down the CML clock driver circuit.
CFR2[20] =1 (default). The CML clock driver circuit is
powered down.
CFR2[20] = 0. The CML clock driver is powered up.
CFR2[19:18] Clock Driver Input Select
These bits control the mux on the input for the CML clock
driver.
CFR2[19:18] = 00. The CML clock driver is disconnected from
all inputs (and does not toggle).
CFR2[19:18] = 01. The CML clock driver is driven by the CLK2
input pin.
CFR2[19:18] = 10 (default). The CML clock driver is driven by
the output of the RF divider.
CFR2[19:18] = 11. The CML clock driver is driven by the input
of the RF divider
CFR2[17] Slew Rate Control Bit
Even without the additional surge current supplied by the rising
edge slew rate control bits and the falling edge slew rate control
bits, the device applies a default 7.6 mA surge current to the
rising edge and a 4.05 mA surge current to the falling edge.
This bit disables all slew rate enhancement surge current,
including the default values.
CFR2[17] = 0 (default). The CML driver applies default surge
current to rising and falling edges.
CFR2[17] = 1. Driver applies no surge current during
transitions. The only current is the continuous current.
CFR2[16] RF Divider CLK1 Mux
This bit toggles the mux to control whether the RF divider
output or input is supplying SYSCLK to the device.
CFR2[16] = 0 (default). The RF divider output supplies the
DDS SYSCLK.
CFR2[16] = 1. The RF divider input supplies the DDS SYSCLK
(bypass the divider). Note that regardless of the condition of the
configuration of the clock input, the DDS SYSCLK must not
exceed the maximum rated clock speed.
CFR2[15:12] CLK2 Divider (÷N) Control Bits
These four bits set the CLK2 divider (÷N) ratio where N is a
value = 1 to 16, and CFR2[15:12] = 0000 means that N = 1 and
CFR2[15:12] = 1111 means that N = 16 or simply, N =
CFR2[15:12] + 1.
Table 7. CLK2 Divider Values (÷N)
CFR2[15:12]
N
CFR2[15:12]
N
0000
1
1000
9
0001
2
1001
10
0010
3
1010
11
0011
4
1011
12
0100
5
1100
13
0101
6
1101
14
0110
7
1110
15
0111
8
1111
16
CFR2[11:8] REFIN Divider (÷M) Control Bits
These 4 bits set the REFIN divider (÷M) ratio where the M = 1
to 16 and CFR2[11:8] = 0000 means that M = 1, and
CFR2[11:8] = 1111 means that M = 16 or M = CFR2[11:8] + 1.
Table 8. REFIN Input Divider Values (÷M)
CFR2[15:12]
M
CFR2[11:8]
M
0000
1
1000
9
0001
2
1001
10
0010
3
1010
11
0011
4
1011
12
0100
5
1100
13
0101
6
1101
14
0110
7
1110
15
0111
8
1111
16
相關(guān)PDF資料
PDF描述
X9317WM8IZ IC XDCP SGL 100TAP 10K 8-MSOP
X9317UV8IZ IC XDCP 100TAP 50K 3-WIRE 8TSSOP
M83723/76A20257 CONN PLUG 25POS STRAIGHT W/PINS
M83723/76A20256 CONN PLUG 25POS STRAIGHT W/PINS
X9317UM8IZ IC XDCP 100TAP 10K 3-WIRE 8-MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9540BCPZ-REEL 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:655 MHz Low Jitter Clock Generator
AD9540BCPZ-REEL7 功能描述:IC CLOCK GEN/SYNTHESIZER 48LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
AD9540PCB 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:655 MHz Low Jitter Clock Generator
AD9540-VCO/PCB 制造商:Analog Devices 功能描述:EVAL BD FOR AD9540 ,655 MHZ LOW JITTER CLOCK GEN - Trays
AD9540-VCO/PCBZ 功能描述:BOARD EVAL CLK GEN SYNTH 48LFCSP RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱(chēng):82EBV2081
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*