參數(shù)資料
型號: AD9522-3BCPZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 9/84頁
文件大小: 0K
描述: IC CLOCK GEN 2GHZ VCO 64LFCSP
標(biāo)準(zhǔn)包裝: 750
類型: 時鐘發(fā)生器,扇出配送
PLL:
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,LVDS
電路數(shù): 1
比率 - 輸入:輸出: 2:12,2:24
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.25GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(9x9)
包裝: 帶卷 (TR)
AD9522-3
Rev. 0 | Page 17 of 84
NOTES
1. EXPOSED DIE PAD MUST BE CONNECTED TO GND.
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
S
D
IO/S
D
A
SD
O
GN
D
SP
1
SP
0
EEP
R
O
M
R
ESE
T
PD
T9
(
O
U
T
9A
)
T9
(
O
U
T
9B
)
VS
O
UT
10
A)
O
UT
10
B)
O
UT
11
A)
O
UT
11
B)
VS
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
RE
F
IN
(
R
E
F
1)
RE
F
IN
(
R
E
F
2)
CP
RS
E
T
VS
GN
D
RS
E
T
VS
OU
T
0(
O
U
T
0A
)
OU
T
0(
O
U
T
0B
)
VS
OU
T
1(
O
U
T
1A
)
OU
T
1(
O
U
T
1B
)
OU
T
2(
O
U
T
2A
)
OU
T
2(
O
U
T
2B
)
VS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
VS
REFMON
LD
VCP
CP
STATUS
REF_SEL
SYNC
LF
BYPASS
VS
CLK
CS
OU
O
U
T
10
(
O
U
T
10
(
O
U
T
11
(
O
U
T
11
(
SCLK/SCL
OUT3 (OUT3A)
OUT3 (OUT3B)
VS
OUT4 (OUT4A)
OUT4 (OUT4B)
OUT5 (OUT5A)
OUT5 (OUT5B)
VS
OUT8 (OUT8B)
OUT8 (OUT8A)
OUT7 (OUT7B)
OUT7 (OUT7A)
VS
OUT6 (OUT6B)
OUT6 (OUT6A)
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
AD9522
TOP VIEW
(Not to Scale)
07
22
4-
0
03
Figure 5. Pin Configuration
Table 21. Pin Function Descriptions
Pin No.
Input/
Output
Pin
Type
Mnemonic
Description
1, 11, 12, 27,
32, 35, 40,
41, 46, 49,
54, 57, 60, 61
I
Power
VS
3.3 V Power Pins.
2
O
3.3 V CMOS
REFMON
Reference Monitor (Output). This pin has multiple selectable outputs.
3
O
3.3 V CMOS
LD
Lock Detect (Output). This pin has multiple selectable outputs.
4
I
Power
VCP
Power Supply for Charge Pump (CP); VS < VCP < 5.0 V. VCP must still be connected
to 3.3 V if the PLL is not used.
5
O
Loop filter
CP
Charge Pump (Output). This pin connects to an external loop filter. This pin can
be left unconnected if the PLL is not used.
6
O
3.3 V CMOS
STATUS
Programmable Status Output.
7
I
3.3 V CMOS
REF_SEL
Reference Select. It selects REF1 (low) or REF2 (high). This pin has an internal
30 kΩ pull-down resistor.
8
I
3.3 V CMOS
SYNC
Manual Synchronizations and Manual Holdover. This pin initiates a manual
synchronization and is used for manual holdover. Active low. This pin has an
internal 30 kΩ pull-up resistor.
9
I
Loop filter
LF
Loop Filter (Input). It connects internally to the VCO control voltage node.
10
O
Loop filter
BYPASS
This pin is for bypassing the LDO to ground with a 220 nF capacitor.
This pin can be left unconnected if the PLL is not used.
Along with CLK, this pin is the differential input for the clock distribution section.
13
I
Differential
clock input
CLK
14
I
Differential
clock input
CLK
Along with CLK, this pin is the differential input for the clock distribution section. If a
single-ended input is connected to the CLK pin, connect a 0.1 μF bypass capacitor
from this pin to ground.
相關(guān)PDF資料
PDF描述
AD9522-4BCPZ-REEL7 IC CLOCK GEN 1.6GHZ VCO 64LFCSP
AD9522-5BCPZ IC CLOCK GEN 2.4GHZ 64LFCSP
AD9523-1BCPZ-REEL7 IC INTEGER-N CLCK GEN 72LFCSP
AD9523BCPZ IC INTEGER-N CLCK GEN 72LFCSP
AD9524BCPZ IC INTEGER-N CLCK GEN 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9522-4 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO
AD9522-4/PCBZ 功能描述:BOARD EVAL FOR AD9522-4 CLK GEN RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9522-4BCPZ 功能描述:IC CLOCK GEN 1.6GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
AD9522-4BCPZ-REEL7 功能描述:IC CLOCK GEN 1.6GHZ VCO 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9522-5 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVDS/24 CMOS Output Clock Generator