- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16534 > AD9518-3A/PCBZ (Analog Devices Inc)BOARD EVALUATION FOR AD9518-3A PDF資料下載
參數(shù)資料
| 型號： | AD9518-3A/PCBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 53/64頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD9518-3A |
| 設計資源： | AD9518 Schematics AD9518 Gerber Files AD9518-3 BOM |
| 標準包裝： | 1 |
| 主要目的： | 計時，時鐘發(fā)生器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9518-3A |
| 主要屬性： | 2 輸入，6 輸出，2.0GHz VCO |
| 次要屬性： | LVPECL 輸出邏輯 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Data Sheet
AD9518-3
Rev. B | Page 57 of 64
Reg.
Addr.
(Hex)
Bits
Name
Description
0x195
1
Divider 1 direct to output
Connects OUT2 and OUT3 to Divider 1 or directly to VCO or CLK.
0: OUT2 and OUT3 are connected to Divider 1 (default).
1: If Register 0x1E1[1:0] = 10b, the VCO is routed directly to OUT2 and OUT3.
If Register 0x1E1[1:0] = 00b, the CLK is routed directly to OUT2 and OUT3.
If Register 0x1E1[1:0] = 01b, there is no effect.
0
Divider 1 DCCOFF
Duty-cycle correction function.
0: enables duty-cycle correction (default).
1: disables duty-cycle correction.
0x196
[7:4]
Divider 2 low cycles
Number of clock cycles (minus 1) of the divider input during which divider output stays low.
A value of 0x0 means that the divider is low for one input clock cycle (default = 0x0).
[3:0]
Divider 2 high cycles
Number of clock cycles (minus 1) of the divider input during which divider output stays high.
A value of 0x0 means that the divider is high for one input clock cycle (default = 0x0).
0x197
7
Divider 2 bypass
Bypasses and powers down the divider; route input to divider output.
0: uses divider (default).
1: bypasses divider.
6
Divider 2 nosync
No sync.
0: obeys chip-level SYNC signal (default).
1: ignores chip-level SYNC signal.
5
Divider 2 force high
Forces divider output to high. This requires that the Divider 2 nosync bit (Bit 6) also be set.
This bit has no effect if the Divider 2 bypass bit (Bit 7) is set.
0: divider output forced to low (default).
1: divider output forced to high.
4
Divider 2 start high
Select clock output to start high or start low.
0: starts low (default).
1: starts high.
[3:0]
Divider 2 phase offset
Phase offset (default = 0x0).
0x198
1
Divider 2 direct to output
Connects OUT4 and OUT5 to Divider 2 or directly to VCO or CLK.
0: OUT4 and OUT5 are connected to Divider 2 (default).
1: If Register 0x1E1[1:0] = 10b, the VCO is routed directly to OUT4 and OUT5.
If Register 0x1E1[1:0] = 00b, the CLK is routed directly to OUT4 and OUT5.
If Register 0x1E1[1:0] = 01b, there is no effect.
0
Divider 2 DCCOFF
Duty-cycle correction function.
0: enables duty-cycle correction (default).
1: disables duty-cycle correction.
Table 47. VCO Divider and CLK Input
Reg.
Addr
(Hex)
Bits
Name
Description
0x1E0
[2:0]
VCO divider
2
1
0
Divide
0
2.
0
1
3.
0
1
0
4 (default).
0
1
5.
1
0
6.
1
0
1
Output static. Note that setting the VCO divider static should occur only
after VCO calibration.
1
0
Output static. Note that setting the VCO divider static should occur only
after VCO calibration.
1
Output static. Note that setting the VCO divider static should occur only
after VCO calibration.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9518-4A/PCBZ | BOARD EVALUATION FOR AD9518-4A |
| BA6920FP-Y | IC DRIVER REVERSE MOTOR HSOP25 |
| VE-JTW-EZ-S | CONVERTER MOD DC/DC 5.5V 25W |
| AD9518-2A/PCBZ | BOARD EVALUATION FOR AD9518-2A |
| FCBP110LD1L10 | CABLE 10.5GBPS 10M LASERWIRE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9518-3BCPZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9518-3BCPZ-REEL7 | 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP T/R |
| AD9518-4 | 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 1.6 GHz VCO |
| AD9518-4A/PCBZ | 功能描述:BOARD EVALUATION FOR AD9518-4A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| AD9518-4ABCPZ | 功能描述:IC CLOCK GEN 6CH 1.8GHZ 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。