參數(shù)資料
型號(hào): AD9518-1ABCPZ
廠商: Analog Devices Inc
文件頁數(shù): 50/64頁
文件大?。?/td> 0K
描述: IC CLOCK GEN 6CH 2GHZ 48LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: 時(shí)鐘發(fā)生器,扇出配送
PLL:
輸入: CMOS,LVDS,LVPECL
輸出: LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 1:6
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.65GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 托盤
AD9518-1
Data Sheet
Rev. C | Page 54 of 64
Reg.
Addr.
(Hex)
Bits
Name
Description
1
REF1 frequency >
threshold
Read-only register. Indicates if the frequency of the signal at REF2 is greater than the threshold frequency
set by Register 0x01A, Bit 6.
0: REF1 frequency is less than threshold frequency.
1: REF1 frequency is greater than threshold frequency.
0
Digital lock detect
Read-only register. Digital lock detect.
0: PLL is not locked.
1: PLL is locked.
Table 45. LVPECL Outputs
Reg.
Addr.
(Hex)
Bits
Name
Description
0x0F0
4
OUT0 invert
Sets the output polarity.
0: noninverting (default).
1: inverting.
[3:2]
OUT0 LVPECL
differential voltage
Sets the LVPECL output differential voltage (VOD).
3
2
VOD (mV)
0
400.
0
1
600.
1
0
780 (default).
1
960.
[1:0]
OUT0 power-down
LVPECL power-down modes.
1
0
Mode
Output
0
Normal operation (default).
On
0
1
Partial power-down, reference on; use only if there are no external load resistors.
Off
1
0
Partial power-down, reference on, safe LVPECL power-down.
Off
1
Total power-down, reference off; use only if there are no external load resistors.
Off
0x0F1
4
OUT1 invert
Sets the output polarity.
0: noninverting (default).
1: inverting.
[3:2]
OUT1 LVPECL
differential voltage
Sets the LVPECL output differential voltage (VOD).
3
2
VOD (mV)
0
400.
0
1
600.
1
0
780 (default).
1
960.
[1:0]
OUT1 power-down
LVPECL power-down modes.
1
0
Mode
Output
0
Normal operation.
On
0
1
Partial power-down, reference on; use only if there are no external load resistors.
Off
1
0
Partial power-down, reference on, safe LVPECL power-down (default).
Off
1
Total power-down, reference off; use only if there are no external load resistors.
Off
0x0F2
4
OUT2 invert
Sets the output polarity.
0: noninverting (default).
1: inverting.
[3:2]
OUT2 LVPECL
differential voltage
Sets the LVPECL output differential voltage (VOD).
3
2
VOD (mV)
0
400.
0
1
600.
1
0
780 (default).
1
960.
[1:0]
OUT2 power-down
LVPECL power-down modes.
1
0
Mode
Output
0
Normal operation (default).
On
0
1
Partial power-down, reference on; use only if there are no external load resistors.
Off
1
0
Partial power-down, reference on, safe LVPECL power-down.
Off
1
Total power-down, reference off; use only if there are no external load resistors.
Off
相關(guān)PDF資料
PDF描述
AD9518-2ABCPZ-RL7 IC CLOCK GEN 6CH 2.2GHZ 48LFCSP
AD9518-3ABCPZ IC CLOCK GEN 6CH 2GHZ 48LFCSP
AD9518-4ABCPZ-RL7 IC CLOCK GEN 6CH 1.8GHZ 48LFCSP
AD9520-0BCPZ-REEL7 IC CLOCK GEN 2.8GHZ VCO 64LFCSP
AD9520-1BCPZ IC CLOCK GEN 2.5GHZ VCO 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9518-1ABCPZ-RL7 功能描述:IC CLOCK GEN 6CH 2.5GHZ 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9518-1A-PCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 2.5 GHz VCO
AD9518-1BCPZ 制造商:Analog Devices 功能描述:Clock Generator 48-Pin LFCSP EP Tray
AD9518-1BCPZ-REEL7 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
AD9518-2 制造商:AD 制造商全稱:Analog Devices 功能描述:6-Output Clock Generator with Integrated 2.2 GHz VCO