參數(shù)資料
型號: AD9517-0ABCPZ-RL7
廠商: Analog Devices Inc
文件頁數(shù): 57/80頁
文件大?。?/td> 0K
描述: IC CLOCK GEN 2.8GHZ VCO 48LFCSP
標(biāo)準(zhǔn)包裝: 750
類型: 時(shí)鐘發(fā)生器,扇出配送
PLL:
輸入: CMOS,LVDS,LVPECL
輸出: LVDS,LVPECL
電路數(shù): 1
比率 - 輸入:輸出: 1:12
差分 - 輸入:輸出: 是/是
頻率 - 最大: 2.95GHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 48-LFCSP-VQ(7x7)
包裝: 帶卷 (TR)
AD9517-0
Data Sheet
Rev. E | Page 60 of 80
Table 54. PLL
Reg.
Addr.
(Hex)
Bits
Name
Description
0x010
7
PFD polarity
Sets the PFD polarity. Negative polarity is for use (if needed) with external VCO/VCXO only. The on-chip VCO requires
positive polarity; Bit 7 = 0b.
0: positive; higher control voltage produces higher frequency (default).
1: negative; higher control voltage produces lower frequency.
[6:4]
CP current
Charge pump current (with CPRSET = 5.1 k).
6
5
4
ICP (mA)
0
0.6
0
1
1.2
0
1
0
1.8
0
1
2.4
1
0
3.0
1
0
1
3.6
1
0
4.2
1
4.8 (default)
[3:2]
CP mode
Charge pump operating mode.
3
2
Charge Pump Mode
0
High impedance state.
0
1
Force source current (pump up).
1
0
Force sink current (pump down).
1
Normal operation (default).
[1:0]
PLL power-down
PLL operating mode.
1
0
Mode
0
Normal operation.
0
1
Asynchronous power-down (default).
1
0
Normal operation.
1
Synchronous power-down.
0x011
[7:0]
14-bit R divider,
Bits[7:0] (LSB)
R divider LSBs—lower eight bits (default = 0x01).
0x012
[5:0]
14-bit R divider,
Bits[13:8] (MSB)
R divider MSBs—upper six bits (default = 0x00).
0x013
[5:0]
6-bit A counter
A counter (part of N divider) (default = 0x00).
0x014
[7:0]
13-bit B counter,
Bits[7:0] (LSB)
B counter (part of N divider)—lower eight bits (default = 0x03).
0x015
[4:0]
13-bit B counter,
Bits[12:8] (MSB)
B counter (part of N divider)—upper five bits (default = 0x00).
0x016
7
Set CP pin to VCP/2
Sets the CP pin to one-half of the VCP supply voltage.
0: CP normal operation (default).
1: CP pin set to VCP/2.
6
Reset R counter
Resets R counter (R divider).
0: normal (default).
1: holds the R counter in reset.
5
Reset A, B counters
Resets A and B counters (part of N divider).
0: normal (default).
1: holds the A and B counters in reset.
4
Reset all counters
Resets R, A, and B counters.
0: normal (default).
1: holds the R, A, and B counters in reset.
3
B counter
B counter bypass. This is valid only when operating the prescaler in FD mode.
bypass
0: normal (default).
1: B counter is set to divide-by-1. This allows the prescaler setting to determine the divide for the N divider.
相關(guān)PDF資料
PDF描述
AD9517-1ABCPZ-RL7 IC CLOCK GEN 2.5GHZ VCO 48LFCSP
AD9517-2ABCPZ-RL7 IC CLOCK GEN 2.2GHZ VCO 48LFCSP
AD9517-3ABCPZ-RL7 IC CLOCK GEN 2.0GHZ VCO 48LFCSP
AD9517-4ABCPZ-RL7 IC CLOCK GEN 1.8GHZ VCO 48LFCSP
AD9518-0ABCPZ IC CLOCK GEN 6CH 2.8GHZ 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9517-0BCPZ 制造商:Analog Devices 功能描述:
AD9517-1 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Output Clock Generator with Integrated 2.5 GHz VCO
AD9517-1A/PCBZ 功能描述:BOARD EVALUATION FOR AD9517-1A RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
AD9517-1ABCPZ 功能描述:IC CLOCK GEN 2.5GHZ VCO 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
AD9517-1ABCPZ-RL7 功能描述:IC CLOCK GEN 2.5GHZ VCO 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)