VDD = 3.3 V, V
參數(shù)資料
型號(hào): AD9410BSVZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 15/20頁(yè)
文件大?。?/td> 0K
描述: IC ADC 10BIT 210MSPS 80-TQFP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 10
采樣率(每秒): 210M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 2.4W
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 80-TQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 80-TQFP-EP(14x14)
包裝: 托盤(pán)
輸入數(shù)目和類(lèi)型: 1 個(gè)差分,單極
AD9410
Rev. A | Page 4 of 20
SWITCHING SPECIFICATIONS
VDD = 3.3 V, VD = 3.3 V, VCC = 5.0 V; 2.5 V external reference; AIN = 0.5 dBFS; clock input = 210 MSPS; TA = 25°C; unless otherwise noted.
Table 2.
Parameter
Temp
Test Level
Min
Typ
Max
Unit
SWITCHING PERFORMANCE
Maximum Conversion Rate
Full
VI
210
MSPS
Minimum Conversion Rate
Full
IV
100
MSPS
Clock Pulse Width High, tEH
25°C
IV
1.2
2.4
ns
Clock Pulse Width Low, tEL
25°C
IV
1.2
2.4
ns
Aperture Delay, tA
25°C
V
1.0
ns
Aperture Uncertainty (Jitter)
25°C
V
0.65
ps rms
Output Valid Time, tV
Full
VI
3.0
ns
Output Propagation Delay, tPD
Full
VI
7.4
ns
Output Rise Time, tR
25°C
V
1.8
ns
Output Fall Time, tF
25°C
V
1.4
ns
CLKOUT Propagation Delay, tCPD1
Full
VI
2.6
4.8
6.4
ns
Data to DCO Skew, (tPD – tCPD)
Full
IV
0
1
2
ns
DS Setup Time, tSDS
Full
IV
0.5
ns
DS Hold Time, tHDS
Full
IV
0
ns
Interleaved Mode (A, B Latency)
Full
VI
A = 6, B = 6
Cycles
Parallel Mode (A, B Latency)
Full
VI
A = 7, B = 6
Cycles
1 CLOAD = 5 pF.
DIGITAL SPECIFICATIONS
VDD = 3.3 V, VD = 3.3 V, VCC = 5.0 V; 2.5 V external reference; AIN = 0.5 dBFS; clock input = 210 MSPS; TA = 25°C; unless otherwise noted.
Table 3.
Parameter
Temp
Test Level
Min
Typ
Max
Unit
DIGITAL INPUTS
DFS, Input Logic 1 Voltage
Full
IV
4
V
DFS, Input Logic 0 Voltage
Full
IV
1
V
DFS, Input Logic 1 Current
Full
V
50
μA
DFS, Input Logic 0 Current
Full
V
50
μA
I/P Input Logic 1 Current1
Full
V
400
μA
I/P Input Logic 0 Current1
Full
V
1
μA
CLK+, CLK Differential Input Voltage
Full
IV
0.4
V
CLK+, CLK Differential Input Resistance
Full
V
1.6
CLK+, CLK Common-Mode Input Voltage2
Full
V
1.5
V
DS, DS Differential Input Voltage
Full
IV
0.4
V
DS, DS Common-Mode Input Voltage
Full
V
1.5
V
Digital Input Pin Capacitance
25°C
V
3
pF
DIGITAL OUTPUTS
Logic 1 Voltage (VDD = 3.3 V)
Full
VI
VDD – 0.05
V
Logic 0 Voltage (VDD = 3.3 V)
Full
VI
0.05
V
Output Coding
Binary or Twos Complement
1 I/P pin Logic 1 = 5 V, Logic 0 = GND. It is recommended to use a series 2.5 kΩ (±10%) resistor to VDD when setting to Logic 1 to limit input current.
相關(guān)PDF資料
PDF描述
AD9411BSVZ-170 IC ADC 10BIT 170MSPS 100TQFP
AD9430BSVZ-170 IC ADC 12BIT 170MSPS 3.3V100TQFP
AD9432BSVZ-80 IC ADC 12BIT 80MSPS 52TQFP
AD9433BSVZ-125 IC ADC 12BIT 125MSPS 52-TQFP
AD9444BSVZ-80 IC ADC 14BIT 80MSPS 100TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9411 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:10-Bit, 170/200 MSPS 3.3 V A/D Converter
AD9411/PCB 制造商:Analog Devices 功能描述:
AD9411BSV-170 制造商:Analog Devices 功能描述:ADC Single Pipelined 170Msps 10-bit Parallel/LVDS 100-Pin TQFP EP 制造商:Analog Devices 功能描述:IC 10BIT ADC SMD 9411 TQFP100
AD9411BSV-200 制造商:Analog Devices 功能描述:ADC Single Pipelined 200Msps 10-bit Parallel/LVDS 100-Pin TQFP EP
AD9411BSVZ-170 功能描述:IC ADC 10BIT 170MSPS 100TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:-