- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9502 > AD9273BSVZ-40 (Analog Devices Inc)IC ADC OCT 12BIT 40MSPS 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD9273BSVZ-40 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC OCT 12BIT 40MSPS 100-TQFP |
| 標準包裝： | 1 |
| 類型： | AAF，ADC，交叉點開關(guān)，LNA，VGA |
| 分辨率（位）： | 12 b |
| 采樣率（每秒）： | 40M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 1.8V，3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9273
Rev. B | Page 30 of 48
GAIN–
50
GAIN+
AD9273
AVDD2
31.3k
10k
0.01F
±0.4VDC AT
0.8V CM
±0.4VDC AT
0.8V CM
100
499
±0.8V DC
0.01F
100
499
523
499
0.8V CM
AD8138
07
03
0-
09
8
Figure 53. Differential GAIN± Pins Configuration
VGA Noise
In a typical application, a VGA compresses a wide dynamic
range input signal to within the input span of an ADC. The
input-referred noise of the LNA limits the minimum resolvable
input signal, whereas the output-referred noise, which depends
primarily on the VGA, limits the maximum instantaneous
dynamic range that can be processed at any one particular gain
control voltage. This latter limit is set in accordance with the
total noise floor of the ADC.
Output-referred noise as a function of GAIN+ is shown in Figure 15
for the short-circuit input conditions. The input noise voltage is
simply equal to the output noise divided by the measured gain
at each point in the control range.
The output-referred noise is a flat 90 nV/√Hz (postamp gain =
24 dB) over most of the gain range because it is dominated by
the fixed output-referred noise of the VGA. At the high end of
the gain control range, the noise of the LNA and of the source
prevail. The input-referred noise reaches its minimum value
near the maximum gain control voltage, where the input-
referred contribution of the VGA is miniscule.
At lower gains, the input-referred noise, and therefore the noise
figure, increases as the gain decreases. The instantaneous
dynamic range of the system is not lost, however, because the
input capacity increases as the input-referred noise increases.
The contribution of the ADC noise floor has the same
dependence. The important relationship is the magnitude of the
VGA output noise floor relative to that of the ADC.
Gain control noise is a concern in very low noise applications.
Thermal noise in the gain control interface can modulate the
channel gain. The resultant noise is proportional to the output
signal level and is usually evident only when a large signal is
present. The gain interface includes an on-chip noise filter, which
significantly reduces this effect at frequencies greater than 5 MHz.
Care should be taken to minimize noise impinging at the GAIN±
inputs. An external RC filter can be used to remove VGAIN source
noise. The filter bandwidth should be sufficient to accommodate
the desired control bandwidth.
Antialiasing Filter
The filter that the signal reaches prior to the ADC is used to
reject dc signals and to band limit the signal for antialiasing.
Figure 54 shows the architecture of the filter.
The antialaising filter is a combination of a single-pole high-
pass filter and a second-order low-pass filter. The high-pass
filter can be configured at a ratio of the low-pass filter cutoff.
This is selectable through the SPI.
The filter uses on-chip tuning to trim the capacitors and in turn
set the desired cutoff frequency and reduce variations. The
default 3 dB low-pass filter cutoff is 1/3 or 1/4.5 the ADC
sample clock rate. The cutoff can be scaled to 0.7, 0.8, 0.9, 1, 1.1,
1.2, or 1.3 times this frequency through the SPI. The cutoff
tolerance is maintained from 8 MHz to 18 MHz.
30C
4C
30C
C
C = 0.8pF TO 5.1pF
n = 0 TO 7
10k
/n
4k
4k
4k
2k
4k
2k
C
0
70
30
-11
0
Figure 54. Simplified Filter Schematic
Tuning is normally off to avoid changing the capacitor settings
during critical times. The tuning circuit is enabled and disabled
through the SPI. Initializing the tuning of the filter must be
performed after initial power-up and after reprogramming the
filter cutoff scaling or ADC sample rate. Occasional retuning
during an idle time is recommended to compensate for
temperature drift.
There is a total of eight SPI-programmable settings that allow the
user to vary the high-pass filter cutoff frequency as a function
of the low-pass cutoff frequency. Two examples are shown in
Table 10: one is for an 8 MHz low-pass cutoff frequency, and the
other is for an 18 MHz low-pass cutoff frequency. In both cases,
as the ratio decreases, the amount of rejection on the low-end
frequencies increases. Therefore, making the entire AAF
frequency pass band narrow can reduce low frequency noise or
maximize dynamic range for harmonic processing.
Table 10. SPI-Selectable High-Pass Filter Cutoff Options
High-Pass Cutoff
SPI Setting
Ratio1
Low-Pass Cutoff
= 8 MHz
Low-Pass Cutoff
= 18 MHz
0
20.65
387 kHz
872 kHz
1
11.45
698 kHz
1.571 MHz
2
7.92
1.010 MHz
2.273 MHz
3
6.04
1.323 MHz
2.978 MHz
4
4.88
1.638 MHz
3.685 MHz
5
4.10
1.953 MHz
4.394 MHz
6
3.52
2.270 MHz
5.107 MHz
7
3.09
2.587 MHz
5.822 MHz
1 Ratio = low-pass filter cutoff frequency/high-pass filter cutoff frequency.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BTM-MY-S | CONVERTER MOD DC/DC 10V 50W |
| VE-B3K-IU | CONVERTER MOD DC/DC 40V 200W |
| AD7581CQ | IC ADC DAS 8BIT 8CH 28CDIP |
| VI-BT1-MY-S | CONVERTER MOD DC/DC 12V 50W |
| VE-B3J-IU | CONVERTER MOD DC/DC 36V 200W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9273BSVZ-50 | 功能描述:IC ADC ASD OCTAL 50MSPS 100-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD9273BSVZRL-25 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12Bit 25 MSPS Octal ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9273BSVZRL-40 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12Bit 40 MSPS Octal ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9273BSVZRL-50 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12Bit 50 MSPS Octal ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9273XBCZ | 功能描述:IC ADC 制造商:analog devices inc. 系列:* 零件狀態(tài):上次購買時間 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。