- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373961 > AD9238 (Analog Devices, Inc.) 12-Bit, 20/40/65 MSPS Dual A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9238 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | 12-Bit, 20/40/65 MSPS Dual A/D Converter |
| 中文描述： | 12位，20/40/65 MSPS雙通道的A / D轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 1/24頁(yè) |
| 文件大?。?/td> | 1737K |
| 代理商： | AD9238 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
Information furnished by Analog Devices is be ieved to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
that may result from its use. No license is granted by implication or oth-
erwise under any patent or patent rights of Analog Devices. Trademarks
and registered trademarks are the property of their respective owners.
Tel: 781/329-4700 www.analog.com
AD923812-Bit, 20/40/65 MSPS
Dual A/D Converter
FUNCTIONAL BLOCK DIAGRAM
SHA
A/D
SHA
A/D
CLOCK
DUTY CYCLE
STABILIZER
MODE
SELECT
OEB_A
OTR_A
D11_A
D0_A
MUX_SELECT
CLK_A
CLK_B
DCS
DFS
PDWN_A
PDWN_B
SHARED_REF
OEB_B
OTR_B
D11_B
D0_B
DRGND
AGND
DRVDD
AVDD
0.5V
VIN+_A
VIN–_A
REFT_A
REFB_A
VREF
SENSE
AGND
REFB_B
REFT_B
VIN–_B
VIN+_B
O
B
O
B
FEATURES
Integrated Dual 12-Bit Analog-to-Digital Converters
Single 3 V Supply Operation (2.7 V to 3.6 V)
SNR = 70 dBc (to Nyquist, AD9238-65)
SFDR = 85 dBc (to Nyquist, AD9238-65)
Low Power: 600 mW at 65 MSPS
Differential Input with 500 MHz 3 dB Bandwidth
On-Chip Reference and SHA
Flexible Analog Input: 1 V p-p to 2 V p-p Range
Offset Binary or Twos Complement Data Format
Clock Duty Cycle Stabilizer
APPLICATIONS
Ultrasound Equipment
IF Sampling in Communications Receivers:
IS-95, CDMA One, IMT-2000
Battery-Powered Instruments
Hand-Held Scopemeters
Low Cost Digital Oscilloscopes
PRODUCT HIGHLIGHTS
1. Integrated, dual version of the AD9235—a 12-bit,
20 MSPS/40 MSPS/65 MSPS ADC.
2. Speed grade options of 20 MSPS, 40 MSPS, and 65 MSPS
allow flexibility between power, cost, and performance to suit
an application.
3. The AD9238 operates from a single 3 V power supply and
features a separate digital output driver supply to accommo-
date 2.5 V and 3.3 V logic families.
4. Low power consumption:
AD9238-20 operating at 20 MSPS consumes a low 180 mW.
AD9238-40 operating at 40 MSPS consumes a low 330 mW.
AD9238-65 operating at 65 MSPS consumes a low 600 mW.
5. The patented SHA input maintains excellent performance for
input frequencies up to 100 MHz and can be configured for
single-ended or differential operation.
6. Typical channel isolation of 80 dB @ f
IN
= 10 MHz.
7. The clock duty cycle stabilizer (AD9238-65 only) maintains
performance over a wide range of clock duty cycles.
8. The OTR output bits indicate when either input signal is
beyond the selected input range.
9. Multiplexed data output option enables single-port operation
from either data port A or data port B.
GENERAL DESCRIPTION
The AD9238 is a dual, 3 V, 12-bit, 20 MSPS/40 MSPS/65 MSPS
analog-to-digital converter. It features dual high performance
sample-and-hold amplifiers and an integrated voltage reference.
The AD9238 uses a multistage differential pipelined architecture
with output error correction logic to provide 12-bit accuracy and
guarantee no missing codes over the full operating temperature
range at data rates up to 65 MSPS.
The wide bandwidth, differential SHA allows for a variety of
user selectable input ranges and offsets including single-ended
applications. It is suitable for various applications including multi-
plexed systems that switch full-scale voltage levels in successive
channels and for sampling inputs at frequencies well beyond the
Nyquist rate. The AD9238 is suitable for applications in commu-
nications, imaging, and medical ultrasound.
Dual single-ended clock inputs are used to control all internal con-
version cycles. A duty cycle stabilizer is available on the AD9238-65
and can compensate for wide variations in the clock duty cycle,
allowing the converters to maintain excellent performance. The
digital output data is presented in either straight binary or twos
complement format. Out-of-range signals indicate an overflow
condition, which can be used with the most significant bit to deter-
mine low or high overflow.
Fabricated on an advanced CMOS process, the AD9238 is avail-
able in a space saving 64-lead LQFP and is specified over the
industrial temperature range (–40°C to +85°C).
REV. A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9238BST-20 | TV07RW21-35SD W/ PC CONT |
| AD9238BST-40 | 12-Bit, 20/40/65 MSPS Dual A/D Converter |
| AD9238BST-65 | 12-Bit, 20/40/65 MSPS Dual A/D Converter |
| AD9238BSTRL-20 | 12-Bit, 20/40/65 MSPS Dual A/D Converter |
| AD9238BSTRL-40 | 12-Bit, 20/40/65 MSPS Dual A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9238_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 20 MSPS/40 MSPS/65 MSPS Dual A/D Converter |
| AD9238BCP-20EB | 制造商:Analog Devices 功能描述: |
| AD9238BCP-20EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR AD9238 DUAL A/D CONVERTER ,12-BIT, 20 MSPS/40 MSPS/65 MSPS 制造商:Analog Devices 功能描述:EVAL BD FOR AD9238 DUAL A/D CNVRTR ,12-BIT, 20 MSPS/40 MSPS/ - Bulk |
| AD9238BCP-40EB | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9238 DUAL A/D CNVRTR ,12-BIT, 20 MSPS/40 MSPS/ - Bulk |
| AD9238BCP-40EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR AD9238 DUAL A/D CNVRTR ,12-BIT, 20 MSPS/40 MSPS/ - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。