- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD9203ARU (Analog Devices Inc)IC ADC 10BIT 40MSPS 3V 28-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD9203ARU |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT 40MSPS 3V 28-TSSOP |
| 標準包裝： | 50 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 40M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 5 |
| 功率耗散（最大）： | 108mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，單極；1 個差分，單極 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD9203
Rev. B | Page 12 of 28
INPUT AND REFERENCE OVERVIEW
Like the voltage applied to the top of the resistor ladder in a
flash A/D converter, the value VREF defines the maximum
input voltage to the A/D core. The minimum input voltage to
the A/D core is automatically defined to be VREF.
The addition of a differential input structure gives the user an
additional level of flexibility that is not possible with traditional
flash converters. The input stage allows the user to easily
configure the inputs for either single-ended operation or
differential operation. The A/D’s input structure allows the dc
offset of the input signal to be varied independently of the input
span of the converter. Specifically, the input to the A/D core is
the difference of the voltages applied at the AINP and AINN
input pins. Therefore, the equation,
VCORE = AINP AINN
(1)
defines the output of the differential input stage and provides
the input to the A/D core.
The voltage, VCORE, must satisfy the condition,
VREF ≤ VCORE ≤ VREF
(2)
where VREF is the voltage at the VREF pin.
The actual span (AINP AINN) of the ADC is ±VREF.
While an infinite combination of AINP and AINN inputs exist
that satisfy Equation 2, an additional limitation is placed on the
inputs by the power supply voltages of the AD9203. The power
supplies bound the valid operating range for AINP and AINN.
The condition,
AVSS 0.3 V < AINP < AVDD + 0.3 V
AVSS 0.3 V < AINN < AVDD + 0.3 V
(3)
where AVSS is nominally 0 V and AVDD is nominally 3 V,
defines this requirement. The range of valid inputs for AINP
and AINN is any combination that satisfies both Equations 2
and 3.
INTERNAL REFERENCE CONNECTION
A comparator within the AD9203 will detect the potential of
the VREF pin. If REFSENSE is grounded, the reference
amplifier switch will connect to the resistor divider (see Figure
19). That will make VREF equal to 1 V. If resistors are placed
between VREF, REFSENSE and ground, the switch will be
connected to the REFSENSE position and the reference
amplitude will depend on the external programming resistors
(Figure 21). If REFSENSE is tied to VREF, the switch will also
connect to REFSENSE and the reference voltage will be 0.5 V
(Figure 20). REFTF and REFBF will drive the ADC conversion
core and establish its maximum and minimum span. The range
of the ADC will equal twice the voltage at the reference pin for
either an internal or external reference.
Figure 19 illustrates the input configured with a 1 V reference.
This will set the single-ended input of the AD9203 in the 2 V
span (2 × VREF). This example shows the AINN input is tied to
the 1 V VREF. This will configure the AD9203 to accept a 2 V
input centered around 1 V.
00573-019
ADC
CORE
+
–
10
F
0.1
F
0.1
F
0.1
F
0.1
F
10
F
AINP
AINN
VREF
0.5V
REFTF
REFBF
REFSENSE
2V
0V
AD9203
2V
1V
LOGIC
Figure 19. Internal Reference Set for a 2 V Span
Figure 20 illustrates the input configured with a 0.5 V reference.
This will set the single-ended input of the ADC in a 1 V span
(2 × VREF). The AINN input is tied to the 0.5 VREF. This will
configure the AD9203 to accept a 1 V input centered around
0.5 V.
00573-
020
ADC
CORE
+
–
LOGIC
AINP
AINN
VREF
0.5V
REFTF
REFBF
REFSENSE
1V
0V
1.75V
1.25V
AD9203
0.1
F
0.1
F
0.1
F
0.1
F
10
F
10
F
Figure 20. Internal Reference Set for a 1 V Span
Figure 21 shows the reference programmed by external resistors
for 0.75 V. This will set the ADC to receive a 1.5 V span
centered about 0.75 V. The reference is programmed according
to the algorithm:
VREF = 0.5 V × [1 + (RA/RB)]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9204BCPZRL7-80 | IC ADC 10BIT 80MSPS 64LFCSP |
| AD9211BCPZ-200 | IC ADC 10-BIT 200MSPS 56-LFCSP |
| AD9212ABCPZ-65 | IC ADC 10BIT SRL 65MSPS 64LFCSP |
| AD9214BRS-RL65 | IC ADC 10BIT 65MSPS 28-SSOP |
| AD9215BRU-105 | IC ADC 10BIT 105MSPS 3V 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9203ARURL7 | 功能描述:IC ADC 10BIT 40MSPS 3V 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD9203ARUZ | 功能描述:IC ADC 10BIT 40MSPS 3V 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD9203ARUZ | 制造商:Analog Devices 功能描述:IC ADC 10BIT 40MSPS 28TSSOP |
| AD9203ARUZ | 制造商:Analog Devices 功能描述:IC, ADC, 10BIT, 40MSPS, TSSOP-28 |
| AD9203ARUZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。