- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10540 > AD9051BRSZ-2V (Analog Devices Inc)IC ADC 10BIT 60MSPS 28-SSOP PDF資料下載
參數(shù)資料
| 型號： | AD9051BRSZ-2V |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT 60MSPS 28-SSOP |
| 標(biāo)準(zhǔn)包裝： | 47 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 60M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 3 |
| 功率耗散（最大）： | 315mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個單端，單極；1 個差分，單極 |
REV.
AD9051
–9–
THEORY OF OPERATION
Refer to the block diagram on the front page.
The AD9051 employs a subranging architecture with digital
error correction. This combination of design techniques ensures
true 10-bit accuracy at the digital outputs of the converter.
At the input, the analog signal is buffered by a high speed
differential buffer and applied to a track-and-hold (T/H) that
holds the analog value present when the unit is strobed with
an ENCODE command. The conversion process begins on the
rising edge of this pulse. The two stage architecture completes a
coarse and then a fine conversion of the T/H output signal.
Error correction and decode logic correct and align data from
the two conversions and present the result as a 10-bit parallel
digital word. Output data are strobed on the rising edge of the
ENCODE command. The subranging architecture results in
five pipeline delays for the output data. Refer to the AD9051
Timing Diagram.
USING THE AD9051
3 V System
The digital input and outputs of the AD9051 can be easily
configured to directly interface to 3 V logic systems. The encode
input (Pin 13) is TTL compatible with a logic threshold of
1.5 V. This input is actually a CMOS stage (refer to Equivalent
Encode Input Stage) with a TTL threshold, allowing operation
with TTL, CMOS and 3 V CMOS logic families. Using 3 V
CMOS logic allows the user to drive the encode directly without
the need to translate to 5 V. This saves the user power and
board space. As with all high speed data converters, the clock
signal must be clean and jitter free to prevent the degradation of
dynamic performance.
The AD9051 outputs can also directly interface to 3 V logic
systems. The digital outputs are standard CMOS stages (refer
to AD9051 Output Stage) with isolated supply pins (Pins 20,
22 VDD). By varying the voltage on the VDD pins, the digital
output levels vary respectively. By connecting Pins 20 and 22 to
the 3 V logic supply, the AD9051 will supply 3 V output
levels. Care should be taken to filter and isolate the output
supply of the AD9051 as noise could be coupled into the
ADC, limiting performance.
Analog Input
The analog input of the AD9051 is a differential input buffer
(refer to AD9051 Equivalent Analog Input). The differential
inputs are internally biased at 2.5 V, obviating the need for
external biasing. Excellent performance is achieved whether the
analog inputs are driven single-endedly or differentially (for
best dynamic performance, impedances at AIN and AINB
should match).
Figure 3 shows typical connections for the analog inputs when
using the AD9051 in a dc-coupled system with single-ended
signals. All components are powered from a single 5 V supply.
The AD820 is used to offset the ground referenced input signal
to the level required by the AD9051.
AC coupling of the analog inputs of the AD9051 is easily
accomplished. Figure 4 shows capacitive coupling of a single-
ended signal while Figure 5 shows transformer coupling
differentially into the AD9051.
VIN
–0.625V
TO
+0.625V
5V
AD9631
140
5V
AD9051
9
10
5V
1k
AD820
1k
0.1 F
Figure 3. Single Supply, Single-Ended, DC-Coupled
AD9051
+5V
AD9631
140
5V
AD9051
9
10
–5V
0.1 F
VIN
–0.625V
TO
+0.625V
Figure 4. Single-Ended, Capacitively-Coupled AD9051
+5V
5V
9
10
–5V
0.1 F
AD9051
T1-1T
50
VIN
–0.625V
TO
+0.625V
AD9631
140
Figure 5. Differentially Driven AD9051 Using Trans-
former Coupling
The AD830 provides a unique method of providing dc level
shift for the analog input. Using the AD830 allows a great deal
of flexibility for adjusting offset and gain. Figure 6 shows the
AD830 configured to drive the AD9051. The offset is provided
by the internal biasing of the AD9051 differential input (Pin 9).
For more information regarding the AD830, see the AD830
data sheet.
1
2
3
4
AD830
+15V
–5V
7
10
9
0.1 F
+5V
AD9051
VIN
–0.625V
TO
+0.625V
Figure 6. Level-Shifting with the AD830
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PT07A-12-10P | CONN RCPT 10 POS JAM NUT W/PINS |
| VE-J5N-MW-F1 | CONVERTER MOD DC/DC 18.5V 100W |
| ISL3293EFHZ-T7A | IC TXRX |
| LTC1408IUH-12#PBF | IC ADC 12BIT 600KSPS 32-QFN |
| 97-3106A-18-10S | CONN PLUG 4POS W/SOCKETS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9051BRSZRL | 功能描述:IC ADC 10BIT 60MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD9051BRSZRL-2V | 功能描述:IC ADC 10BIT 60MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD9051PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 60 MSPS A/D Converter |
| AD9054 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 200 MSPS A/D Converter |
| AD9054/PCB | 制造商:Analog Devices 功能描述:TEST BOARD AD9054 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。