參數(shù)資料
型號(hào): AD8842ARZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 6/13頁(yè)
文件大?。?/td> 0K
描述: IC DAC 8BIT OCTAL MULT 24-SOIC
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝: 31
系列: TrimDAC®
設(shè)置時(shí)間: 2.9µs
位數(shù): 8
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 8
電壓電源: 雙 ±
功率耗散(最大): 135mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC
包裝: 管件
輸出數(shù)目和類型: 8 電壓,雙極
采樣率(每秒): 500k
產(chǎn)品目錄頁(yè)面: 785 (CN2011-ZH PDF)
AD8842–SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
Parameter
Symbol
Conditions
Min
Typ
Max
Units
STATIC ACCURACY—All Specifications Apply for DACs A, B, C, D, E, F, G, H
Resolution
N
8
Bits
Integral Nonlinearity Error
INL
±0.2
±1
LSB
Differential Nonlinearity
DNL
All Devices Monotonic
±0.4
±1
LSB
Full-Scale Gain Error
GFSE
2
LSB
Output Offset
VBZE
PR
= 0, Sets D = 80H
525
mV
Output Offset Drift
TCVBZ
PR
= 0, Sets D = 80H
5
V/°C
VOLTAGE INPUTS—Applies to All Inputs VINx
Input Voltage Range
1
IVR
±3
±4V
Input Resistance
RIN
12
19
k
Input Capacitance
CIN
9pF
DAC OUTPUTS—Applies to All Outputs VOUTx
Voltage Range
1
OVR
RL = 10 k± 3
±4V
Output Current
IOUT
V
OUT < 1.5 LSB
±3mA
Capacitive Load
CL
No Oscillation
500
pF
DYNAMIC PERFORMANCE—Applies to All DACs
Full Power Gain Bandwidth
1
GBW
VINx = ± 3 VP, RL = 2 k, CL = 10 pF
10
50
kHz
Slew Rate
Measured 10% to 90%
Positive
SR+
V
OUTx = +5.5 V
0.5
1.0
V/
s
Negative
SR–
V
OUTx = –5.5 V
1.0
1.8
V/
s
Total Harmonic Distortion
THD
VINx = 4 V p-p, D = FFH, f = 1 kHz,
0.01
%
fLPF = 80 kHz, RL = 1 k
Spot Noise Voltage
eN
f = 1kHz, VIN = 0 V
78
nV/
√Hz
Output Settling Time
tS
±1 LSB Error Band, D = 00
H to FFH
2.9
s
D = FFH to 00H
5.4
s
Channel-to-Channel Crosstalk
CT
Measured Between Adjacent
Channels, f = 100 kHz
72
dB
Digital Feedthrough
Q
VINx = 0 V, D = 0 to 25510
5
nV-s
POWER SUPPLIES
Positive Supply Current
IDD
PR
= 0 V
10
14
mA
Negative Supply Current
ISS
PR
= 0 V
9
13
mA
Power Dissipation
2
PDISS
95
135
mW
Power Supply Rejection
PSRR
PR
= 0 V,
V
DD = ± 5%
0.0001
0.01
%/%
Power Supply Range
PSR
VDD, |VSS|
4.75
5.00
5.25
V
DIGITAL INPUTS
Logic High
VIH
2.4
V
Logic Low
VIL
0.8
V
Input Current
IL
±10
A
Input Capacitance
CIL
7pF
Input Coding
Offset Binary
DIGITAL OUTPUT
Logic High
V
OH
I
OH = –0.4 mA
3.5
V
Logic Low
V
OL
I
OL = 1.6 mA
0.4
V
TIMING SPECIFICATIONS
1
Input Clock Pulse Width
tCH, tCL
60
ns
Data Setup Time
tDS
40
ns
Data Hold Time
tDH
20
ns
CLK to SDO Propagation Delay
tPD
80
ns
DAC Register Load Pulse Width
tLD
70
ns
Preset Pulse Width
tPR
50
ns
Clock Edge to Load Time
tCKLD
30
ns
Load Edge to Next Clock Edge
tLDCK
60
ns
NOTES
1Guaranteed by design, not subject to production test.
2Calculated limit = 5 V
× (I
DD + ISS).
Specifications subject to change without notice.
REV.
–2–
(VDD = +5 V, VSS = –5 V, All VINx = +3 V, TA = –40
°C to +85°C, unless otherwise noted.)
A
相關(guān)PDF資料
PDF描述
VI-J0V-MZ-F1 CONVERTER MOD DC/DC 5.8V 25W
VI-J0T-MZ-F4 CONVERTER MOD DC/DC 6.5V 25W
AD5541JRZ IC DAC 16BIT SERIAL IN 8-SOIC
AD5542ARZ IC DAC 16BIT SERIAL-IN 14-SOIC
ICS843251AG-04LFT IC CLK GENERATOR LVPECL 8-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8842ARZ 制造商:Analog Devices 功能描述:DAC OCTAL 8BIT 50KHZ QUAD MUL 24SO
AD8842ARZ-REEL 功能描述:IC DAC 8BIT OCTAL 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TrimDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD8883B 制造商:AD 制造商全稱:Analog Devices 功能描述:60 MHz, 2000 V/us Monolithic Op Amp
AD890 制造商:AD 制造商全稱:Analog Devices 功能描述:PRECISION, WIDEBAND CHANNEL PROCESSING ELEMENT
AD89000BCPZ 制造商:Analog Devices 功能描述: