參數(shù)資料
型號(hào): AD8330ARQ
廠商: ANALOG DEVICES INC
元件分類(lèi): 消費(fèi)家電
英文描述: Low Cost DC-150 MHz Variable Gain Amplifier
中文描述: SPECIALTY CONSUMER CIRCUIT, PDSO16
封裝: MO-137AB, QSOP-16
文件頁(yè)數(shù): 20/28頁(yè)
文件大?。?/td> 681K
代理商: AD8330ARQ
REV. A
–20–
AD8330
FREQUENCY – Hz
90
50k
C
–10
10
30
50
70
100k
1M
100M
80
0
20
40
60
10M
OFST: ENABLED
DISABLED
V
DBS
= 1.5V
V
DBS
= .75V
V
DBS
= 0V
Figure 16. Input CMRR vs. Frequency for Various
Values of V
DBS
Using Single-Sided Sources and Loads
Where the source provides a single-sided output, either INHI or
INLO may be used for the input, with of course a polarity change
when using INLO. The unused pin must be connected either
through a capacitor to ground, or a dc bias point that corresponds
closely to the dc level on the active signal pin. The input CMRR
over the full frequency range is illustrated in Figure 16. In some
cases, an additional element such as a SAW filter (having a single-
sided-balanced configuration) or a flux-coupled transformer may
be interposed. Where this element must be terminated in the
correct impedance, other than 1 k
, it will be necessary to add
either shunt or series resistors at this interface.
FREQUENCY – Hz
30
1M
–600
P
G
–20
–30
–10
0
10
20
–400
–300
–200
–100
0
LINE 1
LINE 3
LINE 4
LINE 2
LINE 4
LINE 1
LINE 3
LINE 2
10M
100M
500M
–500
Figure 17. AC Gain and Phase for Various Loading Conditions
When driving a single-sided load, either OPHI or OPLO may be
used. These outputs are very symmetric, so the only effect of
this choice is to select the desired polarity. However, when the
frequency range of interest extends to the upper limits of the
AD8330, a dummy resistor of the same value should be attached
to the unused output. Figure 17 illustrates the ac gain and phase
response for various loads and V
DBS
= 0.75 V. Line 1 shows the
unloaded (C
L
= 12 pF) case for reference; the gain is 6 dB lower
(20 dB) using just the single-sided output. Adding a 75
load
just from OPHI to an ac ground results in Line 2. The gain is
now a factor of 1.5 or 3.54 dB lower, but artifacts of the output
common-mode control loop now appear in both the magnitude
and phase response.
Adding a dummy 75
to OPLO results in Line 3: the gain is a
further 2.5 dB lower, at about 14 dB. The CM artifacts are no
longer present but there is now a small amount of peaking. If
objectionable, this may be eliminated by raising both of the
capacitors on the output pins to 25 pF, as shown in Line 4.
The gain reduction incurred both by using only one output and
by the additional effect of loading can be overcome by taking
advantage of the V
MAG
feature, provided primarily for just such
circumstances. Thus, to restore the basic gain in the first case
(Line 1), a 1 V source should be applied to this pin; to restore
the gain in the second case, this voltage should be raised by a
factor of 1.5, to 1.5 V. In cases 3 and 4, a further factor of
1.33 is needed to make up the 2.5 dB loss, that is, V
MAG
should
be raised to 2 V. With the restoration of gain, the peak output
swing at the load is likewise restored to
±
2 V.
Pulse Operation
When using the AD8330 in applications where its transient response
is of greater interest and the outputs are conveyed to their load via
coaxial cables, the added capacitances may be slightly different in
value, and may be placed either at the sending or load end of the
cables, or divided between these nodes. Figure 18 shows an illustra-
tive example in which dual 1 meter 75
cables are driven through
dc-blocking capacitors and independently terminated at ground level.
Because of the considerable variation between applications, only
general recommendations can be made with regard to minimizing
pulse overshoot and droop. The former can be optimized by adding
small load capacitances, if necessary; the latter require the use
of sufficiently large capacitors C1.
COMM
OPHI
INLO
OPLO
INHI
VPSI
VPSO
CMOP
MODE
VDBS
CMGN
VMAG
OFST
ENBL
CNTR
VPOS
BIAS AND
V-REF
GAIN INTERFACE
CM MODE AND
OFFSET CONTROL
OUTPUT
STAGES
OUTPUT
CONTROL
VGA CORE
NC
CD2
CD3
RD2
V
S
2.7V–6V
C1
C1
CL1
CL2
RL1
RL2
Figure 18. Driving Dual Cables with Grounded Loads
相關(guān)PDF資料
PDF描述
AD8330ARQ-REEL Low Cost DC-150 MHz Variable Gain Amplifier
AD8330ARQ-REEL7 Low Cost DC-150 MHz Variable Gain Amplifier
AD8330ACP-REEL Low Cost DC-150 MHz Variable Gain Amplifier
AD8353 100 MHz-2.7 GHz RF Gain Block
AD8353-EVAL 100 MHz-2.7 GHz RF Gain Block
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8330ARQ-REEL 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Single R-R O/P 6V 16-Pin QSOP T/R
AD8330ARQ-REEL7 制造商:Analog Devices 功能描述:SP Amp Variable Gain Amp Single R-R O/P 6V 16-Pin QSOP T/R
AD8330ARQZ 功能描述:IC AMP VGA 150MHZ LN LP 16QSOP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類(lèi)型:通用 電路數(shù):4 輸出類(lèi)型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源,單路/雙路(±):3 V ~ 32 V,±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱(chēng):LM324ADTBR2G-NDLM324ADTBR2GOSTR
AD8330ARQZ-R7 功能描述:IC AMP VGA 150MHZ LN LP 16QSOP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類(lèi)型:J-FET 電路數(shù):2 輸出類(lèi)型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):7 V ~ 36 V,±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:8-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件
AD8330ARQZ-RL 功能描述:IC AMP VGA 150MHZ LN LP 16QSOP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 放大器類(lèi)型:音頻 電路數(shù):2 輸出類(lèi)型:- 轉(zhuǎn)換速率:5 V/µs 增益帶寬積:12MHz -3db帶寬:- 電流 - 輸入偏壓:100nA 電壓 - 輸入偏移:500µV 電流 - 電源:6mA 電流 - 輸出 / 通道:50mA 電壓 - 電源,單路/雙路(±):4 V ~ 32 V,±2 V ~ 16 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件