參數(shù)資料
型號(hào): AD8328ACP
廠商: ANALOG DEVICES INC
元件分類: 通用總線功能
英文描述: 5 V Upstream Cable Line Driver
中文描述: LINE DRIVER, QCC20
封裝: LFCSP-20
文件頁數(shù): 7/16頁
文件大?。?/td> 542K
代理商: AD8328ACP
REV. 0
AD8328
–7–
V
IN+
V
IN–
BYP
V
CC
GND
AD8328
R
L
5V
1
2
1
2
V
IN
V
IN
V
OUT+
V
OUT–
Figure 4. Characterization Circuit
APPLICATIONS
General Applications
The AD8328 is primarily intended for use as the power amplifier
(PA) in DOCSIS (Data Over Cable Service Interface Specification)
certified cable modems and CATV set-top boxes. The upstream
signal is either a QPSK or QAM signal generated by a DSP, a
dedicated QPSK/QAM modulator, or a DAC. In all cases, the
signal must be low-pass filtered before being applied to the PA in
order to filter out-of-band noise and higher order harmonics from
the amplified signal.
Due to the varying distances between the cable modem and the
head-end, the upstream PA must be capable of varying the output
power by applying gain or attenuation. The ability to vary the
output power of the AD8328 ensures that the signal from the cable
modem will have the proper level once it arrives at the head-end.
The upstream signal path commonly includes a diplexer and cable
splitters. The AD8328 has been designed to overcome losses asso-
ciated with these passive components in the upstream cable path.
Circuit Description
The AD8328 is composed of three analog functions in the power-up
or forward mode. The input amplifier (preamp) can be used
single-ended or differentially. If the input is used in the differential
configuration, it is imperative that the input signals be 180 degrees out
of phase and of equal amplitude. A vernier is used in the input
stage for controlling the fine 1 dB gain steps. This stage then drives
a DAC, which provides the bulk of the AD8328
s attenuation. The
signals in the preamp and DAC gain blocks are differential to
improve the PSRR and linearity. A differential current is fed from
the DAC into the output stage. The output stage maintains 300
differential output impedance, which maintains proper match to 75
when used with a 2:1 balun transformer.
SPI Programming and Gain Adjustment
The AD8328 is controlled through a serial peripheral interface
(SPI) of three digital data lines: CLK,
DATEN
, and SDATA.
Changing the gain requires eight bits of data to be streamed into
the SDATA port. The sequence of loading the SDATA register
begins on the falling edge of the
DATEN
pin, which activates the
CLK line. With the CLK line activated, data on the SDATA line
is clocked into the serial shift register on the rising edge of the
CLK pulses, most significant bit (MSB) first. The 8-bit data-word
is latched into the attenuator core on the rising edge of the
DATEN
line. This provides control over the changes in the
output signal level. The serial interface timing for the AD8328
is shown in Figures 2 and 3. The programmable gain range of
the AD8328 is
28 dB to +31 dB with steps of 1 dB per least
significant bit (LSB). This provides a total gain range of 59 dB.
The AD8328 was characterized with a differential signal on the
input and a TOKO 458PT-1087 2:1 transformer on the output.
The AD8328 incorporates supply current scaling with gain code,
as seen in TPC 12. This allows reduced power consumption when
operating in lower gain codes.
Input Bias, Impedance, and Termination
The V
IN+
and V
IN
inputs have a dc bias level of V
CC
/2; therefore
the input signal should be ac-coupled as seen in the typical
application circuit (see Figure 5). The differential input impedance
of the AD8328 is approximately 1.6 k
, while the single-ended
input is 800
. The high input impedance of the AD8328 allows
flexibility in termination and properly matching filter networks.
The AD8328 will exhibit optimum performance when driven
with a pure differential signal.
Output Bias, Impedance, and Termination
The output stage of the AD8328 requires a bias of +5 V. The
+5 V power supply should be connected to the center tap of the
output transformer. Also, the V
CC
that is being applied to the
center tap of the transformer should be decoupled as seen in the
typical applications circuit (Figure 5).
DATEN
SDATA
CLK
V
CC
GND
GND
SLEEP
GND
NC
GND
V
CC
TXEN
RAMP
V
OUT+
V
IN–
GND
V
IN+
BYP
AD8328
QSOP
TXEN
SLEEP
0.1 F
10 F
V
CC
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
GND
V
OUT–
TO DIPLEXER
Z
IN
= 75
TOKO 458PT-1087
1k
1k
1k
1k
1k
DATEN
SDATA
CLK
V
IN+
V
IN–
165
Z
IN
= 150
0.1 F
0.1 F
0.1 F
0.1 F
Figure 5. Typical Application Circuit
相關(guān)PDF資料
PDF描述
AD8328ARQ 5 V Upstream Cable Line Driver
AD8328ACP-REEL 5 V Upstream Cable Line Driver
AD8328ARQ-REEL 5 V Upstream Cable Line Driver
AD8330 Low Cost DC-150 MHz Variable Gain Amplifier
AD8330ACP Low Cost DC-150 MHz Variable Gain Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8328ACP-EVAL 制造商:AD 制造商全稱:Analog Devices 功能描述:5 V Upstream Cable Line Driver
AD8328ACP-REEL 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 5.25V 20-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:LFCSP LOW COST +5V CABLE LINE DRIVER - Tape and Reel
AD8328ACP-REEL7 功能描述:IC LINE DRIVE CBLE 5V 20LFCSP TR RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
AD8328ACPZ 功能描述:IC LINE DRIVE CABLE 5V 20-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
AD8328ACPZ-REEL 功能描述:IC LINE DRIVE CBLE 5V 20LFCSP TR RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064