參數(shù)資料
型號(hào)： AD8320
廠商： Analog Devices, Inc.
英文描述： Serial Digital Controlled Variable Gain Amplifier(串行數(shù)字驅(qū)動(dòng)可變?cè)鲆娣糯笃?
中文描述： 串行數(shù)字控制可變?cè)鲆娣糯笃鳎ù袛?shù)字驅(qū)動(dòng)可變?cè)鲆娣糯笃鳎?/td>
文件頁(yè)數(shù)： 10/20頁(yè)
文件大?。?/td> 513K
代理商： AD8320
AD8320
–10–
REV. 0
T
ES
VALID DATA WORD G1
MSB. . . .LSB
GAIN TRANSFER (G1)
T
DS
T
EH
8 CLOCK CYCLES
GAIN TRANSFER (G2)
T
OFF
T
GS
ANALOG
OUTPUT
SIGNAL AMPLITUDE (p-p)
PD
PEDESTAL
CLK
SDATA
DATEN
T
ON
T
C
T
WH
VALID DATA WORD G2
Figure 43. Serial Interface Timing
what is referred to as sleep and standby modes, and VCC supply
switching via PFET S or equivalent, as described in the applica-
tions section, would be required.
APPLIC AT IONS
T he AD8320 is primarily intended to be used as the return path
(also called upstream path) line driver in cable modem and
cable telephony applications. Data to be transmitted is modu-
lated in either QPSK or QAM format. T his is done either in
DSP or by a dedicated QPSK /QAM modulator such as the
AD9853.
T he amplifier receives its input signal either from the dedicated
QPSK /QAM modulator or from a DAC. In both cases, the
signal must be low-pass filtered before being applied to the line
driving amplifier.
DIPLEXER
75
V
TO MODEM
RECEIVE
CIRCUITRY
CENTRAL
OFFICE
SUBSCRIBER
7TH ORDER
ELLIPTIC
LOW PASS
FILTER
AD8320
AD9853
Figure 44. Block Diagram of Cable Modem’s Upstream
Driver Section
T he amplifier drives the line through a diplexer. T he insertion
loss of a diplexer is typically –3 dB. As a result, the line driver
must deliver a power level roughly 3 dB greater than required by
the applicable cable modem standard so that diplexer losses are
canceled out.
Because the distance to the central office varies from subscriber
to subscriber, signals from different subscribers will be attenu-
ated by differing amounts. As a result, the line driver is required
to vary its gain so that all signals arriving at the central office
have the same amplitude.
T he power amplifier has two basic modes of operation; forward
or power-up mode and reverse or power-down mode. In the
power-up mode (
PD
= 1), the power amplifier stage is enabled
and the differential output core signal is amplified by 20 dB.
With a core attenuation range of 0 dB to –36 dB and 6 dB of
input gain, the overall AD8320 gain range is 26 dB to –10 dB.
In this mode, the single-ended output signal maintains a dc
level of VCC/2. T his dc output level provides for optimum large
signal linearity and allows for dc coupling the output if neces-
sary. T he output stage is unique in that it maintains a dynamic
output impedance of 75
. T his allows for a direct 75
cable
connection and results in 6 dB of added load power versus using
a series 75
back-termination resistor as required with tradi-
tional low output impedance amplifiers. T he power amplifier
will also drive lower or higher output loads, although the device’s
gain (not gain range) will change accordingly (see Applications
section).
In the power-down mode (
PD
= 0), the power amplifier is turned
off and a “reverse” amplifier (the inner triangle in Figure 42) is
enabled. During this 1 to 0 transition, the output power amplifier’s
input stage is also disabled, resulting in no forward output signal
(S21 is 0), although the attenuator core and input amplifier/
buffer signals are not affected (S11
≈
0). T he function of the
reverse amplifier is to maintain 75
and VCC/2 at the output
port (VOUT ) during power-down. T his is required to minimize
line reflections (S22
≈
0) and ensures proper filter operation for
any forward mode device sharing the same bus (i.e., in a multi-
plexed configuration). (See Applications section.) In the time
domain, as
PD
switches states, a transitional glitch and pedestal
offset results. (See Figures 31 and 43.) T he powered down
supply current drops to 32 mA versus 97 mA (V
CC
= 12 V) in
power-up mode.
Generally, using the power-down low input (
PD
) for switching
allows for multiple devices to be multiplexed via splitters (N-1
off, 1 on) and reduces overall total power consumption as re-
quired for cable data applications. For cable telephony, the
power-down current generally needs to be much lower during
相關(guān)PDF資料
PDF描述
AD8321 Gain Programmable CATV Line Driver(可編程增益CATV線驅(qū)動(dòng)器)
AD8324 3.3 V Upstream Cable Line Driver
AD8324ACP 3.3 V Upstream Cable Line Driver
AD8324ACP-EVAL 3.3 V Upstream Cable Line Driver
AD8324ACP-REEL7 3.3 V Upstream Cable Line Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8320ARP 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 12V 20-Pin PSOP-II Tube 制造商:Rochester Electronics LLC 功能描述:PSOP 8-BIT SER, 200MHZ DIGITAL CTRL VGA - Bulk
AD8320ARP-REEL 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 12V 20-Pin PSOP-II T/R
AD8320ARPZ 制造商:Analog Devices 功能描述:SP Amp Line Driver Amp Single 12V 20-Pin PSOP-II Tube
AD8320-EB 制造商:Analog Devices 功能描述:
AD8321 制造商:AD 制造商全稱:Analog Devices 功能描述:Gain Programmablea CATV Line Driver
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*