- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄5817 > AD8260ACPZ-RL (Analog Devices Inc)IC AMP VGA DIFF LN 310MA 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD8260ACPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP VGA DIFF LN 310MA 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 放大器類型： | 可變增益 |
| 電路數(shù)： | 1 |
| 輸出類型： | 差分 |
| 轉(zhuǎn)換速率： | 730 V/µs |
| -3db帶寬： | 195MHz |
| 電流 - 輸入偏壓： | 200nA |
| 電流 - 電源： | 28.3mA |
| 電流 - 輸出 / 通道： | 310mA |
| 電壓 - 電源，單路/雙路(±)： | 3.3 V ~ 10 V，±3.3 V ~ 5 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
| 配用： | AD8260-EVALZ-ND - BOARD EVAL FOR AD8260 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD8260
Rev. A | Page 24 of 32
SINGLE-SUPPLY OPERATION AND AC COUPLING
When operating the AD8260 from a single supply, there are two
bias options for VMDO.
Use an external low impedance midpoint reference at
Pin VMDO and pull VMDI to VNCM to shut down the
VMID buffer.
Use the internal VMID buffer as shown in Figure 64.
In both cases, decoupling capacitors are needed on Pin VMDO
to absorb the dynamic currents.
During single-supply operation, the preamplifier input is normally
ac-coupled. An internal bias resistor (nominally 1 k Ω) connected
between PRAI and VMDO provides bias to the preamplifier
input pin. A 50 Ω resistor connected between Pin PRAI and
Pin VMDO, in parallel with the internal 1 kΩ, serves as a termina-
tion resistor and at the same time reduces the offset; the result
is a composite value of about 48 Ω. The VGA input is biased
through the attenuator network and the voltage at Pin VMDO.
When active, the VMID buffer provides the needed bias currents.
When the buffer is disabled, an external voltage is required at
Pin VMDO to provide the bias currents. For example, for a single
5 V application, a reference such as the ADR43 and a stable op
amp provide an adequate 2.5 V VMDO source.
POWER-UP/POWER-DOWN SEQUENCE
For glitch-free power-up operation, the following power-up and
power-down sequence is recommended:
1. Enable the bias by pulling the ENBL pin high. Maintain
GNS0 to GNS3 and TXEN at ground.
2. It is assumed that after the part wakes up from sleep mode,
the receive section (preamplifier and DGA) needs to be
active first to listen to any signals, and the driver needs to
be off. Therefore, the gain code should be set to 0001 (6 dB
of gain) first and then the gain adjusted as needed. Note
that any code besides 1 to 11 (binary) disables the receive
section (see Table 4). During receive, it is also important
that the DAC that provides the signal for the high current
driver be disabled to avoid interfering with the received signal.
3. After receive, presumably data needs to be transmitted via
the high current driver amplifier. At this point, the DAC
should still be off. Pull Pin TXEN high and allow the high
current driver to settle. Enable the DAC. Although the
preamplifier and DGA can remain enabled during the
previous sequence, there may be significant preamplifier
overdrive, and it is best that the receiver be disabled while
transmitting.
4. Pull Pin ENBL low to disable the chip. To achieve the
specified sleep current of 35 μA, all logic pins must be
pulled low as well.
LOGIC INTERFACES
All logic pins use the same interfaces and, therefore, have the
same behavior and thresholds. The interface contains a Schmitt
trigger type input with a threshold at about 1.1 V and a hystere-
sis of ±0.2 V.
Therefore, the logic low is between ground and 0.8 V, and logic
high is from 1.4 V to VPOS. Because the threshold is so low, the
logic interfaces can be driven directly from 1.8 V or 3.3 V CMOS.
The input bias current is nominally 0.2 μA when the applied
voltage is 3.3 V and 18 nA when grounded.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 170M3471 | FUSE 500A 690V 1BKN/50 AR UC |
| 1.5KE24CAHE3/54 | TVS BIDIR 1.5KW 24V 5% 1.5KE |
| 1.5KE22CAHE3/54 | TVS BIDIRECT 1.5KW 22V 5% 1.5KE |
| 1.5KE180CAHE3/54 | TVS BIDIRECT 1.5KW 180V 5% 1.5KE |
| BK/GMA-V-3-R | FUSE 3A 250V FAST GLASS AXL 5X20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8260ACPZ-WP | 功能描述:IC AMP VGA DIFF LN 310MA 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD8260-EVALZ | 功能描述:BOARD EVAL FOR AD8260 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- |
| AD8264 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 235 MHz, DC-Coupled VGA and Differential Output Amplifier |
| AD8264ACPZ | 功能描述:IC AMP VGA DIFF QUAD LN 40LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 12 V，±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT |
| AD8264ACPZ-R7 | 功能描述:IC AMP VGA DIFF QUAD LN 40LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。