- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373936 > AD8099ACPZ-R2 (ANALOG DEVICES INC) Ultralow Distortion, High Speed 0.95 nV/Hz Voltage Noise Op Amp PDF資料下載
參數(shù)資料
| 型號： | AD8099ACPZ-R2 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運動控制電子 |
| 英文描述： | Ultralow Distortion, High Speed 0.95 nV/Hz Voltage Noise Op Amp |
| 中文描述： | OP-AMP, 500 uV OFFSET-MAX, PDSO8 |
| 封裝： | 3 X 3 MM, LEAD FREE, PLASTIC, LFCSP-8 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 1208K |
| 代理商： | AD8099ACPZ-R2 |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD8099
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter
Supply Voltage
Power Dissipation
Differential Input Voltage
Differential Input Current
Storage Temperature
Operating Temperature Range
Lead Temperature Range (Soldering 10 sec)
Junction Temperature
Rev. B | Page 5 of 28
Rating
12.6 V
See Figure 4
±
1.8 V
±10mA
–65°C to +125°C
–40°C to +125°C
300°C
150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
MAXIMUM POWER DISSIPATION
The maximum safe power dissipation in the AD8099 package is
limited by the associated rise in junction temperature (T
J
) on
the die. The plastic encapsulating the die will locally reach the
junction temperature. At approximately 150°C, which is the
glass transition temperature, the plastic will change its
properties. Even temporarily exceeding this temperature limit
may change the stresses that the package exerts on the die,
permanently shifting the parametric performance of the
AD8099. Exceeding a junction temperature of 150°C for an
extended period can result in changes in silicon devices,
potentially causing failure.
The still-air thermal properties of the package and PCB (θ
JA
),
the ambient temperature (
T
A
), and the total power dissipated in
the package (
P
D
) determine the junction temperature of the die.
The junction temperature can be calculated as
(
JA
D
A
J
θ
P
T
T
×
+
=
)
The power dissipated in the package (
P
D
) is the sum of the
quiescent power dissipation and the power dissipated in the
package due to the load drive for all outputs. The quiescent
power is the voltage between the supply pins (
V
S
) times the
quiescent current (
I
S
). Assuming the load (
R
L
) is referenced to
midsupply, the total drive power is
V
S
/2 × I
OUT
, some of which is
dissipated in the package and some in the load (
V
OUT
× I
OUT
).
The difference between the total drive power and the load
power is the drive power dissipated in the package.
P
D
= Quiescent Power + (Total Drive Power – Load Power)
(
)
L
2
OUT
R
L
OUT
R
S
S
S
D
V
–
V
2
V
I
V
P
×
+
×
=
RMS output voltages should be considered. If
R
L
is referenced to
V
S
–, as in single-supply operation, then the total drive power is
V
S
× I
OUT
. If the rms signal levels are indeterminate, consider the
worst case, when
V
OUT
=
V
S
/4 for
R
L
to midsupply:
(
)
S
S
S
D
R
(
)
L
/
V
I
V
P
2
4
+
×
=
In single-supply operation with
R
L
referenced to
V
S
–, worst case
is
V
OUT
=
V
S
/2.
Airflow will increase heat dissipation, effectively reducing θ
JA
.
Also, more metal directly in contact with the package leads
from metal traces, through holes, ground, and power planes will
reduce the θ
JA
. Soldering the exposed paddle to the ground
plane significantly reduces the overall thermal resistance of the
package. Care must be taken to minimize parasitic capaci-
tances at the input leads of high speed op amps, as discussed in
the PCB Layout section.
Figure 4 shows the maximum safe power dissipation in the
package versus the ambient temperature for the exposed paddle
(e-pad) SOIC-8 (70°C/W), and CSP (70°C/W), packages on a
JEDEC standard 4-layer board. θ
JA
values are approximations.
0
AMBIENT TEMPERATURE (°C)
120
–40
–20
0
20
40
60
80
100
M
0.0
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
LFCSP AND SOIC
Figure 4. Maximum Power Dissipation
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8099ACPZ-REEL | Ultralow Distortion, High Speed 0.95 nV/Hz Voltage Noise Op Amp |
| AD8099ARDZ-REEL7 | Ultralow Distortion, High Speed 0.95 nV/Hz Voltage Noise Op Amp |
| AD809 | 155.52 MHz Frequency Synthesizer(頻率合成器) |
| AD8106 | 260 MHz, 16 】 5 Buffered Video Crosspoint Switches |
| AD8106ASTZ | 260 MHz, 16 】 5 Buffered Video Crosspoint Switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8099ACPZ-REEL | 功能描述:IC OPAMP VF ULN ULDIST 8LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:LinCMOS™ 放大器類型:通用 電路數(shù):4 輸出類型:- 轉(zhuǎn)換速率:0.05 V/µs 增益帶寬積:110kHz -3db帶寬:- 電流 - 輸入偏壓:0.7pA 電壓 - 輸入偏移:210µV 電流 - 電源:57µA 電流 - 輸出 / 通道:30mA 電壓 - 電源，單路/雙路(±):3 V ~ 16 V，±1.5 V ~ 8 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件 產(chǎn)品目錄頁面:865 (CN2011-ZH PDF) 其它名稱:296-1834296-1834-5 |
| AD8099ACPZ-REEL7 | 功能描述:IC OPAMP VF ULN ULDIST 8LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓模塊:Differential Circuit Design Techniques for Communication Applications 標準包裝:1 系列:- 放大器類型:RF/IF 差分 電路數(shù):1 輸出類型:差分 轉(zhuǎn)換速率:9800 V/µs 增益帶寬積:- -3db帶寬:2.9GHz 電流 - 輸入偏壓:3µA 電壓 - 輸入偏移:- 電流 - 電源:40mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VQFN 裸露焊盤，CSP 供應(yīng)商設(shè)備封裝:16-LFCSP-VQ 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:551 (CN2011-ZH PDF) 其它名稱:ADL5561ACPZ-R7CT |
| AD8099ARD | 功能描述:IC OPAMP VF ULN ULDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:13 V/µs 增益帶寬積:3MHz -3db帶寬:- 電流 - 輸入偏壓:65pA 電壓 - 輸入偏移:3000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD8099ARD-REEL | 功能描述:IC OPAMP VF ULN ULDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 放大器類型:電流檢測 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:- 增益帶寬積:125kHz -3db帶寬:- 電流 - 輸入偏壓:- 電壓 - 輸入偏移:100µV 電流 - 電源:1.1µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:4-WFBGA，CSPBGA 供應(yīng)商設(shè)備封裝:4-UCSP（2x2） 包裝:剪切帶 (CT) 其它名稱:MAX9634WERS+TCT |
| AD8099ARD-REEL7 | 功能描述:IC OPAMP VF ULN ULDIST 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:100 系列:- 放大器類型:通用 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:0.2 V/µs 增益帶寬積:- -3db帶寬:- 電流 - 輸入偏壓:100pA 電壓 - 輸入偏移:30µV 電流 - 電源:380µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):±2 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SO 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。