- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362109 > AD807 Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming PDF資料下載
參數(shù)資料
| 型號(hào)： | AD807 |
| 英文描述： | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| 中文描述： | 光纖接收器與量化和時(shí)鐘恢復(fù)和數(shù)據(jù)重定時(shí) |
| 文件頁(yè)數(shù)： | 1/12頁(yè) |
| 文件大?。?/td> | 226K |
| 代理商： | AD807 |
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
Fiber Optic Receiver wth Quantizer and
Clock Recovery and Data Retimng
AD807
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
World Wide Web Site: http://www.analog.com
Fax: 617/326-8703
Analog Devices, Inc., 1997
FEATURES
Meets CCITT G.958 Requirements
for STM-1 Regenerator—Type A
Meets Bellcore TR-NWT-000253 Requirements for OC-3
Output J itter: 2.0 Degrees RMS
155 Mbps Clock Recovery and Data Retiming
Accepts NRZ Data, No Preamble Required
Phase-Locked Loop Type Clock Recovery—
No Crystal Required
Quantizer Sensitivity: 2 mV
Level Detect Range: 2.0 mV to 30 mV
Single Supply Operation: +5 V or –5.2 V
Low Power: 170 mW
10 KH ECL/PECL Compatible Output
Package: 16-Pin Narrow 150 mil SOIC
frequency acquisition without false lock. T his eliminates a reli-
ance on external components such as a crystal or a SAW filter,
to aid frequency acquisition.
T he AD807 acquires frequency and phase lock on input data
using two control loops that work without requiring external
control. T he frequency acquisition control loop initially acquires
the frequency of the input data, acquiring frequency lock on
random or scrambled data without the need for a preamble. At
frequency lock, the frequency error is zero and the frequency
detector has no further effect. T he phase acquisition control
loop then works to ensure that the output phase tracks the input
phase. A patented phase detector has virtually eliminated pat-
tern jitter throughout the AD807.
T he device VCO uses a ring oscillator architecture and patented
low noise design techniques. Jitter is 2.0 degrees rms. T his low
jitter results from using a fully differential signal architecture,
Power Supply Rejection Ratio circuitry and a dielectrically
isolated process that provides immunity from extraneous signals
on the IC. T he device can withstand hundreds of millivolts of
power supply noise without an effect on jitter performance.
T he user sets the jitter peaking and acquisition time of the PLL
by choosing a damping factor capacitor whose value determines
loop damping. CCIT T G.958 T ype A jitter transfer require-
ments can easily be met with a damping factor of 5 or greater.
Device design guarantees that the clock output frequency will
drift by less than 20% in the absence of input data transitions.
Shorting the damping factor capacitor, C
D
, brings the clock out-
put frequency to the VCO center frequency.
T he AD807 consumes 140 mW and operates from a single
power supply at either +5 V or –5.2 V.
FUNCT IONAL BLOCK DIAGRAM
SIGNAL
LEVEL
DETECTOR
COMPENSATING
ZERO
PHASE-LOCKED LOOP
VCO
RETIMING
DEVICE
LOOP
FILTER
Φ
DET
∑
PIN
NIN
THRADJ
SDOUT
CLKOUTP
CLKOUTN
DATAOUTP
DATAOUTN
LEVEL
DETECT
COMPARATOR/
BUFFER
AD807
CF1 CF2
QUANTIZER
F
DET
PRODUCT DE SCRIPT ION
T he AD807 provides the receiver functions of data quantiza-
tion, signal level detect, clock recovery and data retiming for
155 Mbps NRZ data. T he device, together with a PIN
diode/preamplifier combination, can be used for a highly inte-
grated, low cost, low power SONET OC-3 or SDH ST M-1
fiber optic receiver.
T he receiver front end signal level detect circuit indicates when
the input signal level has fallen below a user adjustable thresh-
old. T he threshold is set with a single external resistor. T he sig-
nal level detect circuit 3 dB optical hysteresis prevents chatter at
the signal level detect output.
T he PLL has a factory trimmed VCO center frequency and a
frequency acquisition control loop that combine to guarantee
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD807A-155BR | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD807A-155BRRL | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD807A-155BRRL7 | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD807-155BR | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD807-155BR-REEL | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD807-155BR | 制造商:Analog Devices 功能描述: |
| AD8072ARM | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk ±6V/12V 8-Pin MSOP Tube 制造商:Rochester Electronics LLC 功能描述:USOIC LOW COST DUAL VIDEO AMPLIFIER - Bulk |
| AD8072ARM-EBZ | 功能描述:BOARD EVAL FOR AD8072ARM RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱(chēng):82EBV2081 |
| AD8072ARM-REEL | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk ±6V/12V 8-Pin MSOP T/R 制造商:Analog Devices 功能描述:OP AMP DUAL CURRENT FDBK 6V/12V 8MSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:USOIC LOW COST DUAL VIDEO AMPLIFIER - Tape and Reel |
| AD8072ARM-REEL7 | 制造商:Analog Devices 功能描述:OP Amp Dual Current Fdbk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。