- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362109 > AD807A-155BRRL7 (ANALOG DEVICES INC) Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming PDF資料下載
參數(shù)資料
| 型號： | AD807A-155BRRL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PDSO16 |
| 封裝： | 0.150 INCH, SOIC-16 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 226K |
| 代理商： | AD807A-155BRRL7 |
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
a
Fiber Optic Receiver wth Quantizer and
Clock Recovery and Data Retimng
AD807
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
World Wide Web Site: http://www.analog.com
Fax: 617/326-8703
Analog Devices, Inc., 1997
FEATURES
Meets CCITT G.958 Requirements
for STM-1 Regenerator—Type A
Meets Bellcore TR-NWT-000253 Requirements for OC-3
Output J itter: 2.0 Degrees RMS
155 Mbps Clock Recovery and Data Retiming
Accepts NRZ Data, No Preamble Required
Phase-Locked Loop Type Clock Recovery—
No Crystal Required
Quantizer Sensitivity: 2 mV
Level Detect Range: 2.0 mV to 30 mV
Single Supply Operation: +5 V or –5.2 V
Low Power: 170 mW
10 KH ECL/PECL Compatible Output
Package: 16-Pin Narrow 150 mil SOIC
frequency acquisition without false lock. T his eliminates a reli-
ance on external components such as a crystal or a SAW filter,
to aid frequency acquisition.
T he AD807 acquires frequency and phase lock on input data
using two control loops that work without requiring external
control. T he frequency acquisition control loop initially acquires
the frequency of the input data, acquiring frequency lock on
random or scrambled data without the need for a preamble. At
frequency lock, the frequency error is zero and the frequency
detector has no further effect. T he phase acquisition control
loop then works to ensure that the output phase tracks the input
phase. A patented phase detector has virtually eliminated pat-
tern jitter throughout the AD807.
T he device VCO uses a ring oscillator architecture and patented
low noise design techniques. Jitter is 2.0 degrees rms. T his low
jitter results from using a fully differential signal architecture,
Power Supply Rejection Ratio circuitry and a dielectrically
isolated process that provides immunity from extraneous signals
on the IC. T he device can withstand hundreds of millivolts of
power supply noise without an effect on jitter performance.
T he user sets the jitter peaking and acquisition time of the PLL
by choosing a damping factor capacitor whose value determines
loop damping. CCIT T G.958 T ype A jitter transfer require-
ments can easily be met with a damping factor of 5 or greater.
Device design guarantees that the clock output frequency will
drift by less than 20% in the absence of input data transitions.
Shorting the damping factor capacitor, C
D
, brings the clock out-
put frequency to the VCO center frequency.
T he AD807 consumes 140 mW and operates from a single
power supply at either +5 V or –5.2 V.
FUNCT IONAL BLOCK DIAGRAM
SIGNAL
LEVEL
DETECTOR
COMPENSATING
ZERO
PHASE-LOCKED LOOP
VCO
RETIMING
DEVICE
LOOP
FILTER
Φ
DET
∑
PIN
NIN
THRADJ
SDOUT
CLKOUTP
CLKOUTN
DATAOUTP
DATAOUTN
LEVEL
DETECT
COMPARATOR/
BUFFER
AD807
CF1 CF2
QUANTIZER
F
DET
PRODUCT DE SCRIPT ION
T he AD807 provides the receiver functions of data quantiza-
tion, signal level detect, clock recovery and data retiming for
155 Mbps NRZ data. T he device, together with a PIN
diode/preamplifier combination, can be used for a highly inte-
grated, low cost, low power SONET OC-3 or SDH ST M-1
fiber optic receiver.
T he receiver front end signal level detect circuit indicates when
the input signal level has fallen below a user adjustable thresh-
old. T he threshold is set with a single external resistor. T he sig-
nal level detect circuit 3 dB optical hysteresis prevents chatter at
the signal level detect output.
T he PLL has a factory trimmed VCO center frequency and a
frequency acquisition control loop that combine to guarantee
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD807-155BR | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD807-155BR-REEL | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD807-155BR-REEL7 | Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming |
| AD812AR-8 | Current-Feedback Operational Amplifier |
| AD812 | Dual, Current Feedback Low Power Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD807A-155BRZ | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD807A-155BRZRL | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD807A-155BRZRL7 | 功能描述:IC RECEIVER FIBER OPTIC 16SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD807ACHIPS | 功能描述:0/1 Receiver SDH Sonet Die 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):上次購買時間 類型:接收器 協(xié)議:SDH 同步光網(wǎng)絡(luò) 驅(qū)動器/接收器數(shù):0/1 雙工:- 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:- 供應(yīng)商器件封裝:模具 標(biāo)準(zhǔn)包裝:1 |
| AD808-622BR | 功能描述:IC FIBER OPTIC RCVR 16-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。