參數(shù)資料
型號: AD7940BRMZ
廠商: Analog Devices Inc
文件頁數(shù): 5/20頁
文件大?。?/td> 0K
描述: IC ADC 14BIT UNIPOLAR 8-MSOP
標準包裝: 50
位數(shù): 14
采樣率(每秒): 100k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 26.4mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 8-TSSOP,8-MSOP(0.118",3.00mm 寬)
供應商設備封裝: 8-MSOP
包裝: 管件
輸入數(shù)目和類型: 1 個單端,單極
AD7940
Rev. A | Page 13 of 20
MODES OF OPERATION
The mode of operation of the AD7940 is selected by controlling
the (logic) state of the CS signal during a conversion. There are
two possible modes of operation, normal and power-down. The
point at which CS is pulled high after the conversion has been
initiated will determine whether or not the AD7940 will enter
power-down mode. Similarly, if already in power-down, CS can
control whether the device will return to normal operation or
remain in power-down. These modes of operation are designed
to provide flexible power management options. These options
can optimize the power dissipation/throughput rate ratio for
differing application requirements.
NORMAL MODE
This mode provides the fastest throughput rate performance
because the user does not have to worry about the power-up
times with the AD7940 remaining fully powered all the time.
Figure 16 shows the general diagram of the operation of the
AD7940 in this mode.
The conversion is initiated on the falling edge of CS as
described in the Serial Interface section. To ensure that the part
remains fully powered up at all times, CS must remain low until
at least 10 SCLK falling edges have elapsed after the falling edge
of CS. If CS is brought high any time after the 10th SCLK falling
edge, but before the 16th SCLK falling edge, the part will
remain powered up, but the conversion will be terminated and
SDATA will go back into three-state. At least 16 serial clock
cycles are required to complete the conversion and access the
complete conversion result. CS may idle high until the next
conversion or may idle low until CS returns high sometime
prior to the next conversion, effectively idling CS low.
Once a data transfer is complete (SDATA has returned to three-
state), another conversion can be initiated after the quiet time,
tQUIET, has elapsed by bringing CS low again.
03305-0-009
1
12
16
1 LEADING ZERO + CONVERSION RESULT
CS
SCLK
SDATA
Figure 16. Normal Mode Operation
相關(guān)PDF資料
PDF描述
VE-J4N-MW-F1 CONVERTER MOD DC/DC 18.5V 100W
VI-2TN-IW-F3 CONVERTER MOD DC/DC 18.5V 100W
VE-J4M-MW-F4 CONVERTER MOD DC/DC 10V 100W
AD7829BRUZ-1 IC ADC 8BIT 8CH 2MSPS 28-TSSOP
VE-J4M-MW-F3 CONVERTER MOD DC/DC 10V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7940BRMZ-REEL7 功能描述:IC ADC 14BIT 100KSPS 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7940-DBRD 功能描述:BOARD EVAL FOR AD7940 STAMP SPI RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
AD7942 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, +/-0.65 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/QFN
AD79421 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN)
AD7942BCPRL7 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 250 kSPS PulSAR ADC in MSOP/QFN