- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375241 > AD7938BCP (ANALOG DEVICES INC) 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7938BCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| 中文描述： | 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, QCC32 |
| 封裝： | MO-220-VHHD-2, LFCSP-32 |
| 文件頁數(shù)： | 25/32頁 |
| 文件大?。?/td> | 1332K |
| 代理商： | AD7938BCP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Preliminary Technical Data
AD7938/AD7939
PARALLEL INTERFACE
The AD7938/AD7939 have a flexible, high speed, parallel
interface. This interface is 12-bits (AD7938) or 10-bits
(AD7939) wide and is capable of operating in either word (W/B
tied high) or byte (W/B tied low) mode. The CONVST signal is
used to initiate conversions on the ADC, and when operating in
auto-shutdown or auto-standby mode, it is used to power up the
device.
A falling edge on the CONVST signal is used to initiate
conversions and it also puts the ADC track-and-hold into track.
Once the CONVST signal goes low, the BUSY signal goes high
for the duration of the conversion. In between conversions,
CONVST must be brought high for a minimum time of t
1
. This
must happen after the 14
th
rising edge of CLKIN; otherwise, the
conversion is aborted and the track-and-hold goes back into
track. At the end of the conversion, BUSY goes low and can be
used to activate an interrupt service routine. The CS and RD
lines are then activated in parallel to read the 12- or 10- bits of
conversion data. When power supplies are first applied to the
device, a rising edge on CONVST puts the track-and-hold into
track. The acquisition time of 135 ns minimum must be allowed
before CONVST is brought low to initiate a conversion. The
ADC then goes into hold on the falling edge of CONVST and
back into track on the 13
th
rising edge of CLKIN after this (see
). When operating the device in auto-shutdown or
auto-standby mode, where the ADC powers down at the end of
each conversion, a rising edge on the CONVST signal is used to
power up the device.
Figure 38
Figure 38. AD7938/AD7939 Parallel Interface—Conversion and Read Cycle in Word Mode (W/B = 1)
t
2
t
3
t
20
t
14
t
11
t
9
t
13
t
12
t
10
t
CONVERT
t
AQUISITION
t
QUIET
t
1
1
2
3
4
12
13
14
B
A
DATA
DATA
OLD DATA
DB0 TO DB11
DB0 TO DB11
RD
CS
INTERNAL
TRACK/HOLD
BUSY
CLKIN
CONVST
THREE-STATE
THREE-STATE
WITH CS AND RD TIED LOW
0
Rev. PrN | Page 25 of 32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7938BSU | 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7939 | 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7939BCP | 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD7939BSU | 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer |
| AD8001ART | 800 MHz 50 mW Current Feedback Amplifier(222.93 k) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7938BCP-6 | 制造商:Analog Devices 功能描述:ADC Single SAR 625ksps 12-bit Parallel 32-Pin LFCSP EP |
| AD7938BCP-6REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 625ksps 12-bit Parallel 32-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 625KSPS 12-BIT PARALLEL 32LFCSP EP - Tape and Reel |
| AD7938BCP-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 12-bit Parallel 32-Pin LFCSP EP T/R |
| AD7938BCP-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 12-bit Parallel 32-Pin LFCSP EP T/R |
| AD7938BCPZ | 功能描述:IC ADC 12BIT 8CH 1.5MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。