參數(shù)資料
型號： AD7927BRUZ-REEL
廠商： Analog Devices Inc
文件頁數(shù)： 11/28頁
文件大小： 0K
描述： IC ADC 12BIT 8CH W/SEQ 20TSSOP
標準包裝： 2,500
位數(shù)： 12
采樣率（每秒）： 200k
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 7.5mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 20-TSSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 20-TSSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 8 個單端，單極
配用： EVAL-AD7927CBZ-ND - BOARD EVALUATION FOR AD7927
Data Sheet
AD7927
Rev. D | Page 19 of 28
MODES OF OPERATION
The AD7927 has a number of different modes of operation,
which are designed to provide flexible power management
options. These options can be chosen to optimize the power
dissipation/throughput rate ratio for differing application
requirements. The mode of operation of the AD7927 is con-
trolled by the power management bits, PM1 and PM0, in the
control register, as detailed in Table 8. When power supplies
are first applied to the AD7927, care should be taken to ensure
that the part is placed in the required mode of operation (see
NORMAL MODE (PM1 = PM0 = 1)
This mode is intended for the fastest throughput rate perform-
ance because the user does not have to worry about any power-
up times with the AD7927 remaining fully powered at all times.
Figure 21 shows the general diagram of the operation of the
AD7927 in this mode.
The conversion is initiated on the falling edge of CS and the track-
and-hold enters hold mode as described in the Serial Interface
section. The data presented to the AD7927 on the DIN line
during the first 12 clock cycles of the data transfer are loaded
into the control register (provided the WRITE bit is 1). If data is
to be written to the shadow register (SEQ = 0, SHADOW = 1 on
the previous write), data presented on the DIN line during the
first 16 SCLK cycles is loaded into the shadow register. The part
remains fully powered up in normal mode at the end of the
conversion as long as PM1 and PM0 are set to 1 in the write
transfer during that conversion. To ensure continued operation
in normal mode, PM1 and PM0 are both loaded with 1 on
every data transfer. Sixteen serial clock cycles are required to
complete the conversion and access the conversion result. The
track-and-hold goes back into track on the 14th SCLK falling
edge. CS may then idle high until the next conversion or may
idle low until sometime prior to the next conversion (effectively
idling CS low).
For specified performance, the throughput rate should not
exceed 200 kSPS, which means there should be no less than
5 μs between consecutive falling edges of CS when converting.
The actual frequency of SCLK used determines the duration of
the conversion within this 5 μs cycle; however, once a conversion
is complete and CS has returned high, a minimum of the quiet
time, tQUIET, must elapse before bringing CS low again to initiate
another conversion.
1
12
SCLK
DOUT
DIN
16
1 LEADING ZERO + 3 CHANNEL IDENTIFIER BITS
+ CONVERSION RESULT
DATA INTO CONTROL REGISTER/
SHADOW REGISTER
NOTES
1. CONTROL REGISTER DATA IS LOADED ON FIRST 12 SCLK CYCLES.
2. SHADOW REGISTER DATA IS LOADED ON FIRST 16 SCLK CYCLES.
CS
03
08
8-
02
1
Figure 21. Normal Mode Operation
FULL SHUTDOWN (PM1 = 1, PM0 = 0)
In this mode, all internal circuitry on the AD7927 is powered
down. The part retains information in the control register during
full shutdown. The AD7927 remains in full shutdown until the
power management bits, PM1 and PM0, in the control register
are changed.
If a write to the control register occurs while the part is in full
shutdown, with the power management bits changed to PM0 =
CS rising edge. The track-and-hold that was in hold while the
part was in full shutdown returns to track on the 14th SCLK
falling edge. A full 16-SCLK transfer must occur to ensure the
control register contents are updated; however, the DOUT line
is not driven during this wake-up transfer.
To ensure that the part is fully powered up, tPOWER UP should have
elapsed before the next CS falling edge; otherwise, invalid data
is read if a conversion is initiated before this time. Figure 22 shows
the general diagram for this sequence.
SCLK
DOUT
DIN
1
CHANNEL IDENTIFIER BITS + CONVERSION RESULT
PART BEGINSTO POWER UP ON
CS RISING EDGE AS PM1 = PM0 = 1
THE PART IS FULLY POWERED UP
ONCE
tPOWER UP HAS ELAPSED
t12
14
16
14
16
DATA INTO CONTROL REGISTER/SHADOW REGISTER
TO KEEP THE PART IN NORMAL MODE, LOAD
PM1 = PM0 = 1 IN CONTROL REGISTER
DATA INTO CONTROL REGISTER
CONTROL REGISTER IS LOADED ON THE
FIRST 12 CLOCKS. PM1 = 1, PM0 = 1
PART IS IN FULL
SHUTDOWN
CS
03088
-022
Figure 22. Full Shutdown Mode Operation
相關(guān)PDF資料
PDF描述
D38999/26WG39BN CONN HSG PLUG 39POS STRGHT SCKT
AD7912ARMZ-REEL7 IC ADC 10BIT DUAL 2CH 8MSOP
MAX9741ETN+TD IC AMP AUDIO PWR 12W STER 56TQFN
MAX9704ETJ+T IC AMP AUDIO PWR 16W STER 32TQFN
MAX9742ETX+T IC AMP AUDIO PWR 20.5W D 36TQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7927BRUZ-REEL7 功能描述:IC ADC 12BIT 8CH W/SEQ 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7927WYRUZ-REEL7 功能描述:IC ADC 12BIT 8CH W/SEQ 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494
AD7928 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP
AD7928BRU 制造商:Analog Devices 功能描述:IC 12BIT ADC SMD 7928 TSSOP8
AD7928BRU-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 20-Pin TSSOP T/R
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*