Data Sheet
AD7927
Rev. D | Page 17 of 28
TYPICAL CONNECTION DIAGRAM
Figure 20 shows a typical connection diagram for the AD7927.
In this setup, the AGND pin is connected to the analog ground
plane of the system. In Figure 20, REFIN is connected to a decoup- led 2.5 V supply from a reference source, the AD780, to provide
an analog input range of 0 V to 2.5 V (if the RANGE bit is 1)
or 0 V to 5 V (if the RANGE bit is 0). Although the AD7927 is
connected to a AVDD of 5 V, the serial interface is connected to a
3 V microprocessor. The VDRIVE pin of the AD7927 is connected
to the same 3 V supply of the microprocessor to allow a 3 V
result is output in a 16-bit word. This 16-bit data stream consists
of one leading zero, three address bits indicating which channel
the conversion result corresponds to, followed by the 12 bits of
conversion data. For applications where power consumption is
of concern, the power-down modes should be used between
conversions or bursts of several conversions to improve power
AD780
2.5V
AD7927
AVDD
SCLK
DOUT
DIN
NOTES
ALL UNUSED INPUT CHANNELS SHOULD BE CONNECTED TO AGND.
5V
SUPPLY
10F
0.1F
SERIAL
INTERFACE
M
IC
R
OC
ON
T
R
OLL
E
R
/
M
IC
R
O
PR
O
C
ESS
O
R
VDRIVE
REFIN
VIN0
VIN7
AGND
0.1F
10F
0.1F
3V
SUPPLY
0V TO REFIN
CS
03
08
8-
0
20
Figure 20. Typical Connection Diagram
ANALOG INPUT SELECTION
Any one of eight analog input channels may be selected for
conversion by programming the multiplexer with the address
bits (ADD2 though ADD0) in the control register. The channel
The AD7927 may also be configured to automatically cycle
through a number of channels as selected. The sequencer feature is
accessed via the SEQ and SHADOW bits in the control register
convert on a selection of channels in ascending order. The analog
input channels to be converted on are selected through program-
ming the relevant bits in the shadow register (se
e Table 10). The
next serial transfer then acts on the sequence programmed by
executing a conversion on the lowest channel in the selection.
The next serial transfer results in the conversion on the next
highest channel in the sequence, and so on.
It is not necessary to write to the control register once a
sequencer operation has been initiated. The WRITE bit must
be set to zero or the DIN line tied low to ensure that the control
register is not accidentally overwritten, or the sequence opera-
tion interrupted. If the control register is written to at any time
during the sequence, the user must ensure that the SEQ and
SHADOW bits are set to 1, 0, respectively to avoid interrupting
the automatic conversion sequence. This pattern continues until
such time as the AD7927 is written to and the SEQ and SHADOW
bits are configured with any bit combination except 1, 0. On
completion of the sequence, the AD7927 sequencer returns to
the first selected channel in the shadow register and commence
the sequence again.
Rather than selecting a particular sequence of channels, a
number of consecutive channels beginning with Channel 0
may also be programmed via the control register alone without
needing to write to the shadow register. This is possible if the
SEQ and SHADOW bits are set to 1, 1, respectively. The channel
address bits, ADD2 through ADD0, then determine the final
channel in the consecutive sequence. The next conversion is on
Channel 0, then Channel 1, and so on until the channel selected
via the Address Bit ADD2 through Address Bit ADD0 is reached.
The cycle begins again on the next serial transfer provided the
WRITE bit is set to low, or if high, that the SEQ and SHADOW
bits are set to 1, 0, respectively; then the ADC continues its pre-
programmed automatic sequence uninterrupted.
Regardless of which channel selection method is used, the
16-bit word output from the AD7927 during each conversion
always contains one leading zero, three channel address bits
that the conversion result corresponds to, followed by the 12-bit
DIGITAL INPUTS
The digital inputs applied to the AD7927 are not limited by
the maximum ratings that limit the analog inputs. Instead, the
digital inputs applied can go to 7 V and are not restricted by the
AVDD + 0.3 V limit as on the analog inputs.
Another advantage of SCLK, DIN, and CS not being restricted
by the AVDD + 0.3 V limit is that possible power supply sequenc-
ing issues are avoided. If CS, DIN, or SCLK are applied before
AVDD, there is no risk of latch-up as there would be on the analog
inputs if a signal greater than 0.3 V was applied prior to AVDD.