- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1984 > AD7859BSZ (Analog Devices Inc)IC ADC 12BIT 8CHAN LP 44-MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7859BSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 8CHAN LP 44-MQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 30mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 8 個(gè)單端，單極；8 個(gè)單端，雙極；4 個(gè)偽差分，單極；4 個(gè)偽差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7859/AD7859L
REV. A
–23–
System Gain and Offset Interaction
The architecture of the AD7859/AD7859L leads to an interac-
tion between the system offset and gain errors when a system
calibration is performed. Therefore, it is recommended to per-
form the cycle of a system offset calibration followed by a sys-
tem gain calibration twice. When a system offset calibration is
performed, the system offset error is reduced to zero. If this is
followed by a system gain calibration, then the system gain error
is now zero, but the system offset error is no longer zero. A sec-
ond sequence of system offset error calibration followed by a
system gain calibration is necessary to reduce system offset error
to below the 12-bit level. The advantage of doing separate
system offset and system gain calibrations is that the user has
more control over when the analog inputs need to be at the
required levels, and the CONVST signal does not have to be
used.
Alternatively, a system (gain + offset) calibration can be per-
formed. At the end of one system (gain + offset) calibration, the
system offset error is zero, while the system gain error is reduced
from its initial value. Three system (gain + offset) calibrations
are required to reduce the system gain error to below the 12-bit
error level. There is never any need to perform more than three
system (gain + offset) calibrations.
In bipolar mode the midscale error is adjusted for an offset cali-
bration and the positive full-scale error is adjusted for the gain
calibration; in unipolar mode the zero-scale error is adjusted for
an offset calibration and the positive full-scale error is adjusted
for a gain calibration.
System Calibration Timing
The timing diagram in Figure 33 is for a software full system
calibration. It may be easier in some applications to perform
separate gain and offset calibrations so that the CONVST bit in
the control register does not have to be programmed in the
middle of the system calibration sequence. Once the write to the
control register setting the bits for a full system calibration is
completed, calibration of the internal DAC is initiated and the
BUSY line goes high. The full-scale system voltage should be
applied to the analog input pins, AIN(+) and AIN(–) at the start
of calibration. The BUSY line goes low once the DAC and sys-
tem gain calibration are complete. Next the system offset volt-
age should be applied across the AIN(+) and AIN(–) pins for a
minimum setup time (tSETUP) of 100 ns before the rising edge of
CS
. This second write to the control register sets the CONVST
bit to 1 and at the end of this write operation the BUSY signal is
triggered high (note that a CONVST pulse can be applied in-
stead of this second write to the control register). The BUSY
signal is low after a time tCAL2 when the system offset calibration
section is complete. The full system calibration is now complete.
The timing for a system (gain + offset) calibration is very similar
to that of Figure 33, the only difference being that the time
tCAL1 is replaced by a shorter time of the order of tCAL2 as the in-
ternal DAC is not calibrated. The BUSY signal signifies when
the gain calibration is finished and when the part is ready for the
offset calibration.
t19
DATA LATCHED INTO
CONTROL REGISTER
HI-Z
t19
tSETUP
DATA
VALID
tCAL1
tCAL2
VOFFSET
CONVST BIT SET TO 1 IN
CONTROL REGISTER
CS
WR
DATA
BUSY
AIN
DATA
VALID
VSYSTEM FULL SCALE
Figure 33. Timing Diagram for Full System Calibration
The timing diagram for a system offset or system gain calibra-
tion is shown in Figure 34. Here again a write to the control reg-
ister initiates the calibration sequence. At the end of the control
register write operation the BUSY line goes high and it stays
high until the calibration sequence is finished. The analog input
should be set at the correct level for a minimum setup time
(tSETUP) of 100 ns before the CS rising edge and stay at the cor-
rect level until the BUSY signal goes low.
t19
HI-Z
DATA LATCHED INTO
CONTROL REGISTER
tSETUP
BUSY
AIN
CS
WR
DATA
VALID
tCAL2
VSYSTEM FULL SCALE OR VOFFSET
Figure 34. Timing Diagram for System Gain or
System Offset Calibration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7861AP | IC ADC 11BIT 4CH 44-PLCC |
| AD7862BRZ-10 | IC ADC 12BIT DUAL 250KSPS 28SOIC |
| AD7863ARZ-10REEL | IC ADC 14BIT DUAL 2CH 28-SOIC |
| AD7864BSZ-1REEL | IC ADC 12BIT DUAL 4CHAN 44-MQFP |
| AD7865YSZ-3 | IC ADC 14BIT 4CHAN 5V 44-MQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7859L | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADCs |
| AD7859LAS | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:12-BIT 8 CH.PARALLEL 100 KSPS I.C. - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT ADC |
| AD7859LAS3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V to 5 V Single Supply, 200 kSPS8-Channel, 12-Bit Sampling ADCs |
| AD7859LAS-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel 44-Pin MQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。