參數(shù)資料
型號(hào)： AD7856ARSZ-REEL7
廠商： Analog Devices Inc
文件頁數(shù)： 16/32頁
文件大?。?/td> 0K
描述： IC ADC 14BIT 8CHAN 5V 24SSOP
標(biāo)準(zhǔn)包裝： 500
位數(shù)： 14
采樣率（每秒）： 285k
數(shù)據(jù)接口： 8051，QSPI?，串行，SPI? µP
轉(zhuǎn)換器數(shù)目： 2
功率耗散（最大）： 89.25mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 24-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 24-SSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 8 個(gè)單端，單極；4 個(gè)偽差分，單極
AD7856
–23–
REV. A
required to reduced the offset and gain errors to at least the 14-
bit level. There will never be any need to perform more than
three system (offset + gain) calibrations.
The zero scale error is adjusted for an offset calibration and the
positive full-scale error is adjusted for a gain calibration.
System Calibration Timing
The calibration timing diagram in Figure 29 is for a full system
calibration where the falling edge of
CAL initiates an internal
reset before starting a calibration (note that if the part is in power-
down mode, the
CAL pulsewidth must take account of the power-up
time). For software calibrations with power-down modes, see
note in Power-Up Times section. If a full system calibration is
to be performed in software it is easier to perform separate gain
and offset calibrations so that the CONVST bit in the control
register does not have to be programmed in the middle of the
system calibration sequence. The rising edge of
CAL starts
calibration of the internal DAC and causes the BUSY line to go
high. If the control register is set for a full system calibration,
the
CONVST must be used also. The full-scale system voltage
should be applied to the analog input pins from the start of
calibration. The BUSY line will go low once the DAC and Sys-
tem Gain Calibration are complete. Next the system offset volt-
age is applied to the AIN pin for a minimum setup time (tSETUP)
of 100 ns before the rising edge of the
CONVST and remains
until the BUSY signal goes low. The rising edge of the
CONVST
starts the system offset calibration section of the full system
calibration and also causes the BUSY signal to go high. The
BUSY signal will go low after a time tCAL2 when the calibration
sequence is complete. In some applications not all the input
channels may be used. In this case it may be useful to dedicate
two input channels for the system calibration, one which has the
system offset voltage applied to it, and one which has the system
full scale voltage applied to it. When a system offset or gain
calibration is performed, the channel selected should correspond
to the system offset or system full-scale voltage channel.
The timing for a system (gain + offset) calibration is very similar
to that of Figure 29 the only difference being that the time tCAL1
will be replaced by a shorter time of the order of tCAL2 as the
internal DAC will not be calibrated. The BUSY signal will
signify when the gain calibration is finished and when the part is
ready for the offset calibration.
CONVST (I/P)
AIN (I/P)
t16
tSETUP
CAL (I/P)
BUSY (O/P)
t1
t15
t1 = 100ns MIN, t16 = 2.5 tCLKIN MAX,
t15 = 2.5 tCLKIN MAX, tCAL1 = 222228 tCLKIN MAX,
tCAL2 = 27798 tCLKIN
tCAL1
tCAL2
VSYSTEM FULL SCALE
VOFFSET
Figure 29. Timing Diagram for Full System Calibration
The timing diagram for a system offset or system gain calibra-
tion is shown in Figure 30. Here again the
CAL is pulsed and
the rising edge of the
CAL initiates the calibration sequence (or
the calibration can be initiated in software by writing to the
control register). The rising edge of the
CAL causes the BUSY
line to go high and it will stay high until the calibration sequence is
finished. The analog input should be set at the correct level for a
minimum setup time (tSETUP) of 100 ns before the rising edge of
CAL and stay at the correct level until the BUSY signal goes low.
AIN (I/P)
t
SETUP
BUSY (O/P)
t15
t1
VSYSTEM FULL SCALE OR VSYSTEM OFFSET
CAL (I/P)
tCAL2
Figure 30. Timing Diagram for System Gain or System
Offset Calibration
SERIAL INTERFACE SUMMARY
Table IX details the two interface modes and the serial clock
edges from which the data is clocked out by the AD7856
(DOUT Edge) and that the data is latched in on (DIN Edge).
In both interface Modes 1, and 2 the
SYNC is gated with the
SCLK. Thus the falling edge of
SYNC may clock out the MSB
of data. Subsequent bits will be clocked out by the Serial Clock,
SCLK. The condition for the falling edge of
SYNC clocking out
the MSB of data is as follows:
The falling edge of
SYNC will clock out the MSB if the serial clock
is low when the
SYNC goes low.
If this condition is not the case, the SCLK will clock out the
MSB. If a noncontinuous SCLK is used, it should idle high.
Table IX. SCLK Active Edges
Interface Mode
DOUT Edge
DIN Edge
1, 2
SCLK
↓
SCLK
↑
Resetting the Serial Interface
When writing to the part via the DIN line there is the possibility
of writing data into the incorrect registers, such as the test regis-
ter for instance, or writing the incorrect data and corrupting the
serial interface. The
SYNC pin acts as a reset. Bringing the
SYNC pin high resets the internal shift register. The first data
bit after the next
SYNC falling edge will now be the first bit of a
new 16-bit transfer. It is also possible that the test register con-
tents were altered when the interface was lost. Therefore, once
the serial interface is reset it may be necessary to write the 16-bit
word 0100 0000 0000 0010 to restore the test register to its
default value. Now the part and serial interface are completely
reset. It is always useful to retain the ability to program the
SYNC line from a port of the
Controller/DSP to have the abil-
ity to reset the serial interface.
Table X summarizes the interface modes provided by the
AD7856. It also outlines the various
P/C to which the par-
ticular interface is suited.
Interface Mode 1 may only be set by programming the control
register (See section on Control Register).
Some of the more popular
Processors, Controllers, and DSP
machines that the AD7856 will interface to directly are men-
tioned here. This does not cover all
Cs, Ps and DSPs. A more
detailed timing description on each of the interface modes follows.
相關(guān)PDF資料
PDF描述
VI-21J-IU-F3 CONVERTER MOD DC/DC 36V 200W
CS8416-CNZ IC RCVR DGTL 192KHZ 28QFN COMM
VI-21J-IU-F2 CONVERTER MOD DC/DC 36V 200W
SP3494EN-L/TR IC TXRX RS485/RS422 LP 8NSOIC
SP3491EN-L/TR IC TXRX RS485 FULL DUPLX 14NSOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7856ARZ 功能描述:IC ADC 14BIT 8CHAN 5V 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD7856ARZ-REEL7 功能描述:IC ADC 14BIT 8CHAN 5V 24SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD7856KR 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SOIC W 制造商:Rochester Electronics LLC 功能描述:8 CH. 14-BIT 300 KSPS ADC I.C. - Bulk
AD7856KR-REEL 功能描述:IC ADC 14BIT 8CH 5V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極
AD7856KR-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:8 CH. 14-BIT 300 KSPS ADC I.C. - Tape and Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*