參數(shù)資料
型號(hào): AD7854LARSZ-REEL
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 13/28頁(yè)
文件大小: 0K
描述: IC ADC 12BIT PARALLEL LP 28SSOP
標(biāo)準(zhǔn)包裝: 1,500
位數(shù): 12
采樣率(每秒): 100k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 30mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 28-SSOP(0.209",5.30mm 寬)
供應(yīng)商設(shè)備封裝: 28-SSOP
包裝: 帶卷 (TR)
輸入數(shù)目和類(lèi)型: 1 個(gè)偽差分,單極;1 個(gè)偽差分,雙極
AD7854/AD7854L
–20–
REV. B
CALIBRATION SECTION
Calibration Overview
The automatic calibration that is performed on power-up
ensures that the calibration options covered in this section are
not required in a significant number of applications. A calibration
does not have to be initiated unless the operating conditions
change (CLKIN frequency, analog input mode, reference volt-
age, temperature, and supply voltages). The AD7854/AD7854L
has a number of calibration features that may be required in
some applications, and there are a number of advantages in per-
forming these different types of calibration. First, the internal
errors in the ADC can be reduced significantly to give superior
dc performance; and second, system offset and gain errors can
be removed. This allows the user to remove reference errors
(whether it be internal or external reference) and to make use of
the full dynamic range of the AD7854/AD7854L by adjusting
the analog input range of the part for a specific system.
There are two main calibration modes on the AD7854/AD7854L,
self-calibration and system calibration. There are various op-
tions in both self-calibration and system calibration as outlined
previously in Table III. All the calibration functions are initi-
ated by writing to the control register and setting the STCAL
bit to 1.
The duration of each of the different types of calibration is given
in Table IX for the AD7854 with a 4 MHz master clock. These
calibration times are master clock dependent. Therefore the
calibration times for the AD7854L (CLKIN = 1.8 MHz) are
larger than those quoted in Table VIII.
Table VIII. Calibration Times (AD7854 with 4 MHz CLKIN)
Type of Self-Calibration or System Calibration
Time
Full
31.25 ms
Gain + Offset
6.94 ms
Offset
3.47 ms
Gain
3.47 ms
Automatic Calibration on Power-On
The automatic calibration on power-on is initiated by the first
CONVST pulse after the AV
DD and DVDD power on. From the
CONVST pulse the part internally sets a 32/72 ms (4 MHz/
1.8 MHz CLKIN) timeout. This time is large enough to ensure
that the internal reference has settled before the calibration is
performed. However, if an external reference is being used, this
reference must have stabilized before the automatic calibration
is initiated. This first
CONVST pulse also triggers the BUSY
signal high, and once the 32/72 ms has elapsed, the BUSY signal
goes low. At this point the next
CONVST pulse that is applied
initiates the automatic full self-calibration. This
CONVST pulse
again triggers the BUSY signal high, and after 32/72 ms (4 MHz/
1.8 MHz CLKIN), the calibration is completed and the BUSY
signal goes low. This timing arrangement is shown in Figure 28.
The times in Figure 28 assume a 4 MHz /1.8 MHz CLKIN
signal.
AVDD = DVDD
CONVST
BUSY
POWER ON
32/72 ms
TIMEOUT PERIOD
AUTOMATIC
CALIBRATION
DURATION
32/72 ms
CONVERSION IS INITIATED
ON THIS EDGE
Figure 28. Timing Arrangement for Autocalibration on
Power-On
The
CONVST signal is gated with the BUSY internally so that
as soon as the timeout is initiated by the first
CONVST pulse all
subsequent
CONVST pulses are ignored until the BUSY signal
goes low, 32/72 ms later. The
CONVST pulse that follows after
the BUSY signal goes low initiates an automatic full self-
calibration. This takes a further 32/72 ms. After calibration,
the part is accurate to the 12-bit level and the specifications
quoted on the data sheet apply, and all subsequent
CONVST
pulses initiate conversions. There is no need to perform another
calibration unless the operating conditions change or unless a
system calibration is required.
This autocalibration at power-on is disabled if the user writes to
the control register before the autocalibration is initiated. If the
control register write operation occurs during the first 32/72 ms
timeout period, then the BUSY signal stays high for the 32/72 ms
and the
CONVST pulse that follows the BUSY going low does
not initiate an automatic full self-calibration. It initiates a con-
version and all subsequent
CONVST pulses initiate conversions
as well. If the control register write operation occurs when the
automatic full self-calibration is in progress, then the calibration
is not be aborted; the BUSY signal remains high until the auto-
matic full self-calibration is complete.
Self-Calibration Description
There are four different calibration options within the self-
calibration mode. There is a full self-calibration where the
DAC, internal offset, and internal gain errors are removed.
There is the (Gain + Offset) self-calibration which removes the
internal gain error and then the internal offset errors. The inter-
nal DAC is not calibrated here. Finally, there are the self-offset
and self-gain calibrations which remove the internal offset errors
and the internal gain errors respectively.
The internal capacitor DAC is calibrated by trimming each of
the capacitors in the DAC. It is the ratio of these capacitors to
each other that is critical, and so the calibration algorithm
ensures that this ratio is at a specific value by the end of the
calibration routine. For the offset and gain there are two
separate capacitors, one of which is trimmed during offset
calibration and one of which is trimmed during gain calibration.
In bipolar mode the midscale error is adjusted by an offset cali-
bration and the positive full-scale error is adjusted by the gain
calibration. In unipolar mode the zero-scale error is adjusted by
the offset calibration and the positive full-scale error is adjusted
by the gain calibration.
相關(guān)PDF資料
PDF描述
VI-2N1-MY CONVERTER MOD DC/DC 12V 50W
VI-2N1-IU-S CONVERTER MOD DC/DC 12V 200W
VI-2N0-MY CONVERTER MOD DC/DC 5V 50W
AD7680ARM-REEL7 IC ADC 16BIT LP 100KSPS 8-MSOP
MS27467E13A8P CONN PLUG 8POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7854LARZ 功能描述:IC ADC 12BIT PARALLEL LP 28-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
AD7854LARZ-REEL 功能描述:IC ADC 12BIT PARALLEL LP 28SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端,單極
AD7854LBR 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Analog-to-Digital Converter, 12-Bit
AD7854SQ 制造商:Rochester Electronics LLC 功能描述:12-BIT SINGLE CH.PARALLEL ADC I.C. - Bulk
AD7856 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC