參數(shù)資料
型號(hào): AD7843ARQZ
廠商: Analog Devices Inc
文件頁數(shù): 10/21頁
文件大?。?/td> 0K
描述: IC ADC 12BIT TOUCHSCREEN 16-QSOP
標(biāo)準(zhǔn)包裝: 98
類型: 電阻
觸摸面板接口: 4 線
輸入數(shù)/鍵: 1 TSC
分辨率(位): 12 b
評(píng)估套件: 可供
數(shù)據(jù)接口: 串行
數(shù)據(jù)速率/采樣率 (SPS,BPS): 125k
電壓基準(zhǔn): 外部
電源電壓: 2.2 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 16-QSOP
包裝: 管件
配用: EVAL-AD7843EBZ-ND - BOARD EVAL FOR AD7843
AD7843
Rev. B | Page 17 of 20
DETAILED SERIAL INTERFACE TIMING
Figure 25 shows the detailed timing diagram for serial
interfacing to the AD7843. Writing information to the control
register takes place on the first eight rising edges of DCLK in a
data transfer. The control register is written to only if a START
bit is detected (see the Control Register section) on DIN. The
initiation of the following conversion also depends on the
presence of the START bit. Throughout the eight DCLK cycles
when data is being written to the part, the DOUT line is driven
low. The MSB of the conversion result is clocked out on the
falling edge of the ninth DCLK cycle and is valid on the rising
edge of the tenth DCLK cycle; therefore, nine leading zeros can
be clocked out prior to the MSB. This means the data seen on
the DOUT line in the 24 DCLK conversion cycle is presented in
the form of nine leading zeros, twelve bits of data, and three
trailing zeros.
The rising edge of CS puts the bus and the BUSY output back
into three-state, the DIN line is ignored, and, if a conversion is
in progress at the time, this is also aborted. However, if CS is not
brought high after the completion of the conversion cycle, then
the part waits for the next START bit to initiate the next
conversion. This means that each conversion does not
necessarily need to be framed by CS, because once CS goes low,
the part detects each START bit and clocks in the control word
after it on DIN. When the AD7843 is in the 12-bit conversion
mode, a second START bit is not detected until seven DCLK
pulses have elapsed after a control word is clocked in on DIN,
that is, another START bit can be clocked in on the eighth
DCLK rising edge after a control word is written to the device
(see the Fifteen Clocks per Cycle section). If the device is in the
8-bit conversion mode, a second START bit is not recognized
until three DCLK pulses elapse after the control word is clocked
in, that is, another START bit can be clocked in on the fourth
DCLK rising edge after a control word is written to the device.
Because a START bit can be recognized during a conversion, the
control word for the next conversion can be clocked in during
the current conversion, enabling the AD7843 to complete a
conversion cycle in less than 24 DCLKs.
02144-B
-025
CS
DCLK
DIN
BUSY
DOUT
DB11
PD0
DB10
t1
t4
t5
t6
t9
t10
t11
t7
t2
t3
t8
t12
Figure 25. Detailed Timing Diagram
相關(guān)PDF資料
PDF描述
AD7845BRZ IC DAC 12BIT MULT LC2MOS 24SOIC
AD7846BP IC DAC 16BIT LC2MOS VOUT 28PLCC
AD7851ANZ IC ADC 14BIT SRL 333KSPS 24-DIP
AD7853BNZ IC ADC 12BIT SRL 200KSPS 24-DIP
AD7854BRZ IC ADC 12BIT PARALLEL LP 28-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7843ARQZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Touch Screen Digitizer
AD7843ARQZ-REEL 功能描述:IC ADC 12BIT TOUCHSCREEN 16-QSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 觸摸屏控制器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 類型:- 觸摸面板接口:- 輸入數(shù)/鍵:- 分辨率(位):- 評(píng)估套件:* 數(shù)據(jù)接口:- 數(shù)據(jù)速率/采樣率 (SPS,BPS):- 電壓基準(zhǔn):- 電源電壓:- 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD7843ARQZ-REEL2 制造商:AD 制造商全稱:Analog Devices 功能描述:Touch Screen Digitizer
AD7843ARQZ-REEL7 功能描述:IC ADC 12BIT TOUCHSCREEN 16-QSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 觸摸屏控制器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 類型:- 觸摸面板接口:- 輸入數(shù)/鍵:- 分辨率(位):- 評(píng)估套件:* 數(shù)據(jù)接口:- 數(shù)據(jù)速率/采樣率 (SPS,BPS):- 電壓基準(zhǔn):- 電源電壓:- 電流 - 電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD7843ARQZ-REEL72 制造商:AD 制造商全稱:Analog Devices 功能描述:Touch Screen Digitizer