- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄6022 > AD783JRZ (Analog Devices Inc)IC AMP SAMPLE HOLD LP 5MA 8SOIC PDF資料下載
參數(shù)資料
| 型號： | AD783JRZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/8頁 |
| 文件大小： | 0K |
| 描述： | IC AMP SAMPLE HOLD LP 5MA 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 放大器類型： | 采樣和保持 |
| 電路數(shù)： | 1 |
| -3db帶寬： | 15MHz |
| 電流 - 輸入偏壓： | 100nA |
| 電流 - 電源： | 9.5mA |
| 電流 - 輸出 / 通道： | 5mA |
| 電壓 - 電源，單路/雙路(±)： | ±4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 773 (CN2011-ZH PDF) |
AD783
REV. A
–5–
DEFINITIONS OF SPECIFICATIONS
Acquisition Time—The length of time that the SHA must
remain in the sample mode in order to acquire a full-scale input
step to a given level of accuracy.
Small Signal Bandwidth—The frequency at which the held
output amplitude is 3 dB below the input amplitude, under an
input condition of a 100 mV p-p sine wave.
Full Power Bandwidth—The frequency at which the held
output amplitude is 3 dB below the input amplitude, under an
input condition of a 5 V p-p sine wave.
Effective Aperture Delay—The difference between the switch
delay and the analog delay of the SHA channel. A negative
number indicates that the analog portion of the overall delay is
greater than the switch portion. This effective delay represents
the point in time, relative to the hold command, that the input
signal will be sampled.
Aperture Jitter—The variations in aperture delay for
successive samples. Aperture jitter puts an upper limit on the
maximum frequency that can be accurately sampled.
Hold Settling Time—The time required for the output to
settle to within a specified level of accuracy of its final held value
after the hold command has been given.
Droop Rate—The drift in output voltage while in the hold
mode.
signal that appears at the output when the SHA is in the hold
mode.
Hold Mode Offset—The difference between the input signal
and the held output. This offset term applies only in the hold
mode and includes the error caused by charge injection and all
other internal offsets. It is specified for an input of 0 V.
Sample Mode Offset—The difference between the input and
output signals when the SHA is in the sample mode.
Nonlinearity—The deviation from a straight line on a plot of
input vs. (held) output as referenced to a straight line drawn
between endpoints, over an input range of –2.5 V and +2.5 V.
Gain Error—Deviation from a gain of +1 on the transfer
function of input vs. held output.
Power Supply Rejection Ratio—A measure of change in the
held output voltage for a specified change in the positive or
negative supply.
Sampled DC Uncertainty—The internal rms SHA noise that
is sampled onto the hold capacitor.
Hold Mode Noise—The rms noise at the output of the SHA
while in the hold mode, specified over a given bandwidth.
Total Output Noise—The total rms noise that is seen at the
output of the SHA while in the hold mode. It is the rms
summation of the sampled dc uncertainty and the hold mode
noise.
Output Drive Current—The maximum current the SHA can
source (or sink) while maintaining a change in hold mode offset
of less than 2.5 mV.
Signal-To-Noise and Distortion (S/N+D) Ratio—S/N+D is
the ratio of the rms value of the measured input signal to the
rms sum of all other spectral components below the Nyquist
frequency, including harmonics but excluding dc. The value for
S/N+D is expressed in decibels.
Total Harmonic Distortion (THD)—THD is the ratio of the
rms sum of the first six harmonic components to the rms value
of the measured input signal and is expressed in decibels.
Intermodulation Distortion (IMD)—With inputs consisting
of sine waves at two frequencies, fa and fb, any device with
nonlinearities will create distortion products, of order (m+n), at
sum and difference frequency of mfa
±nfb, where m, n = 0, 1, 2,
3. . . . Intermodulation terms are those for which m or n is not
equal to zero. For example, the second order terms are (fa+fb)
and (fa–fb), and the third order terms are (2fa+fb), (2fa–fb),
(fa+2fb) and (fa–2fb). The IMD products are expressed as the
decibel ratio of the rms sum of the measured input signals to the
rms sum of the distortion terms. The two signals are of equal
amplitude, and peak value of their sums is –0.5 dB from full
scale. The IMD products are normalized to a 0 dB input signal.
FUNCTIONAL DESCRIPTION
The AD783 is a complete, high speed sample-and-hold
amplifier that provides high speed sampling to 12-bit accuracy
in 250 ns.
The AD783 is completely self-contained, including an on-chip
hold capacitor, and requires no external components or adjust-
ments to perform the sampling function. Both input and output
are treated as a single-ended signal, referred to common.
The AD783 utilizes a proprietary circuit design which includes a
self-correcting architecture. This sample-and-hold circuit
corrects for internal errors after the hold command has been
given, by compensating for amplifier gain and offset errors, and
charge injection errors. Due to the nature of the design, the
SHA output in the sample mode is not intended to provide an
accurate representation of the input. However, in hold mode,
the internal circuitry is reconfigured to produce an accurately
held version of the input signal. Below is a block diagram of the
AD783.
1
2
3
45
6
7
8
AD783
VCC
IN
COMMON
NC
OUT
S/H
NC
VEE
NC = NO CONNECT
X1
Functional Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSW-115-07-G-S | CONN HEADER 15POS .100" SGL GOLD |
| AD625KNZ | IC AMP INST 25MHZ LN 16DIP |
| TSW-109-05-G-S | CONN HEADER 9POS .100" SGL GOLD |
| AD526ADZ | IC AMP PGA 10MA 16CDIP |
| 53324-0560 | CONN HEADER 2MM 5POS PCB TIN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD783SQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
| AD783SQ/883B | 制造商:Rochester Electronics LLC 功能描述:IC, 12-BIT 250 NS S/H AMP - Bulk |
| AD7840 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete 14-Bit DAC |
| AD7840AQ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| AD7840ARS | 功能描述:IC DAC 14BIT LOW POWER 5V 24SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。