- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373918 > AD7825BR (ANALOG DEVICES INC) 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7825BR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs |
| 中文描述： | 4-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24 |
| 封裝： | MS-013AD, SOIC-24 |
| 文件頁(yè)數(shù)： | 13/18頁(yè) |
| 文件大?。?/td> | 215K |
| 代理商： | AD7825BR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
AD7822/AD7825/AD7829
–13–
REV. A
PARALLEL INTERFACE
The parallel interface of the AD7822, AD7825, and AD7829 is
eight bits wide. Figure 22 shows a timing diagram illustrating
the operational sequence of the AD7822/AD7825/AD7829
parallel interface. The multiplexer address is latched into the
AD7822/AD7825/AD7829 on the falling edge of the
RD
input.
The on-chip track/hold goes into hold mode on the falling
edge of
CONVST
and a conversion is also initiated at this
point. When the conversion is complete, the end of conversion
line (
EOC
) pulses low to indicate that new data is available in
the output register of the AD7822, AD7825, and AD7829. The
EOC
pulse will stay logic low for a maximum time of 110 ns.
However, the
EOC
pulse can be reset high by a rising edge of
CONVST
EOC
CS
RD
DB0-DB7
A0-A2
t
1
t
4
t
5
t
6
t
7
t
8
t
3
t
9
t
10
t
11
t
12
t
13
VALID
DATA
CNEXT
t
2
Figure 22. AD7822/AD7825/AD7829 Parallel Port Timing
RD
. This
EOC
line can be used to drive an edge-triggered inter-
rupt of a microprocessor.
CS
and
RD
going low accesses the
8-bit conversion result. It is possible to tie
CS
permanently low
and use only
RD
to access the data. In systems where the part is
interfaced to a gate array or ASIC, this
EOC
pulse can be applied
to the
CS
and
RD
inputs to latch data out of the AD7822,
AD7825, and AD7829 and into the gate array or ASIC. This
means that the gate array or ASIC does not need any conver-
sion status recognition logic and it also eliminates the logic
required in the gate array or ASIC to generate the read signal
for the AD7822, AD7825, and AD7829.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7825BRU | 14-Bit 48KSPS DAS with ADC, MUX, PGA and Internal Reference 28-SSOP -40 to 85 |
| AD7822BN | 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs |
| AD7822BR | 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs |
| AD7822BRU | 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs |
| AD7829BN | 2.35V-5.25V, 12 bit, 1MSPS, Serial ADC 6-SOT-23 -40 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7825BR-REEL | 制造商:Analog Devices 功能描述:ADC Single Semiflash 2Msps 8-bit Parallel 24-Pin SOIC W T/R |
| AD7825BR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Semiflash 2Msps 8-bit Parallel 24-Pin SOIC W T/R |
| AD7825BRU | 制造商:Analog Devices 功能描述:ADC Single Semiflash 2Msps 8-bit Parallel 24-Pin TSSOP 制造商:Analog Devices 功能描述:IC 8-BIT ADC |
| AD7825BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single Semiflash 2Msps 8-bit Parallel 24-Pin TSSOP T/R |
| AD7825BRU-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Semiflash 2Msps 8-bit Parallel 24-Pin TSSOP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。