VDD 2.7 V min F" />
參數(shù)資料
型號: AD7811YRZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 18/24頁
文件大小: 0K
描述: IC ADC 10BIT 4CHAN SRL 16SOIC
產(chǎn)品變化通告: Product Discontinuance 27/Oct/2011
標準包裝: 1,000
位數(shù): 10
采樣率(每秒): 350k
數(shù)據(jù)接口: DSP,串行
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 10.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm 寬)
供應商設備封裝: 16-SOIC
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個單端,單極;3 個偽差分,單極
–3–
REV.
C
AD7811/AD7812
Parameter
Y Version
Unit
Test Conditions/Comments
POWER SUPPLY
VDD
2.7
V min
For Specified Performance
5.5
V max
IDD
Digital Inputs = 0 V or VDD
Normal Operation
3.5
mA max
Power-Down
Full Power-Down
1
A max
Partial Power-Down (Internal Ref)
350
A max
Power Dissipation
VDD = 3 V
Normal Operation
10.5
mW max
Auto Full Power-Down
Throughput 1 kSPS
31.5
W max
Throughput 10 kSPS
315
W max
Throughput 100 kSPS
3.15
mW max
Partial Power-Down (Internal Ref)
1.05
mW max
Full Power-Down
3
W max
NOTES
1See Terminology.
2Sample tested during initial release and after any redesign or process change that may affect this parameter.
Specifications subject to change without notice.
Parameter
Y Version
Unit
Conditions/Comments
t
POWER-UP
1.5
s (max)
Power-Up Time of AD7811/AD7812 after Rising Edge of
CONVST
t
1
2.3
s (max)
Conversion Time
t
2
20
ns (min)
CONVST Pulsewidth
t
3
25
ns (min)
SCLK High Pulsewidth
t
4
25
ns (min)
SCLK Low Pulsewidth
t
5
ns (min)
RFS Rising Edge to SCLK Rising Edge Setup Time
t
6
5
ns (min)
TFS Falling Edge to SCLK Falling Edge Setup Time
t
7
10
ns (max)
SCLK Rising Edge to Data Out Valid
t
8
10
ns (min)
DIN Data Valid to SCLK Falling Edge Setup Time
t
9
5
ns (min)
DIN Data Valid after SCLK Falling Edge Hold Time
t
10
20
ns (max)
SCLK Rising Edge to DOUT High Impedance
t
11
100
ns (min)
DOUT High Impedance to
CONVST Falling Edge
NOTES
1Sample tested to ensure compliance.
3These numbers are measured with the load circuit of Figure 1. They are defined as the time required for the o/p to cross 0.8 V or 2.4 V for V
DD = 5 V
± 10% and
0.4 V or 2 V for VDD = 3 V
± 10%.
4Derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t 11, quoted in the Timing Characteristics is the true bus relinquish
time of the part and as such is independent of external bus loading capacitances.
Specifications subject to change without notice.
(VDD = 2.7 V to 5.5 V, VREF = VDD [EXT] unless otherwise noted)
2.1V
200 A
CL
50pF
IOH
TO
OUTPUT
PIN
IOL
200 A
Figure 1. Load Circuit for Digital Output Timing Specifications
相關(guān)PDF資料
PDF描述
AD7813YRU IC ADC 10BIT PARALLEL 16-TSSOP
AD7819YRZ-REEL7 IC ADC 8BIT SAMPLING PAR 16SOIC
AD7820KP IC ADC 8BIT HS TRACK/HOLD 20PLCC
AD7822BRUZ-REEL IC ADC 8BIT 1CHAN 2MSPS 20TSSOP
AD7823YRZ-REEL IC ADC 8BIT SRL 2.7-5.5V 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7812 制造商:AD 制造商全稱:Analog Devices 功能描述:+2.7 V to +5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
AD7812WYRUZ 功能描述:IC ADC 10BIT 8-CHAN SRL 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7812WYRUZ-RL 制造商:Analog Devices 功能描述:8 CH. 10-BIT Aanalog-Digital Converter
AD7812YN 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 20-Pin PDIP N 制造商:Rochester Electronics LLC 功能描述:8 CH. 10-BIT ADC I.C. - Bulk 制造商:Analog Devices 功能描述:IC 10BIT ADC 8CH 7812 DIP20
AD7812YNZ 功能描述:IC ADC 10BIT 8CHAN SRL 20DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6