- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10540 > AD7810YNZ (Analog Devices Inc)IC ADC 10BIT SRL HS LP 8DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7810YNZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 5/11頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT SRL HS LP 8DIP |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 350k |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 17.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個(gè)偽差分，單極 |
AD7810
–3–
REV. B
Timing Characteristics
1, 2
Parameter
VDD = 5 V
10%
VDD = 3 V
10%
Unit
Conditions/Comments
t1
2.3
s (max)
Conversion Time Mode 1 Operation (High Speed Mode)
t2
20
ns (min)
CONVST Pulsewidth
t3
25
ns (min)
SCLK High Pulsewidth
t4
25
ns (min)
SCLK Low Pulsewidth
t5
3
5
ns (min)
CONVST Rising Edge to SCLK Rising Edge Set-Up Time
t6
3
10
ns (max)
SCLK Rising Edge to DOUT Data Valid Delay
t7
3
5
ns (max)
Data Hold Time after Rising Edge SCLK
t8
3, 4
20
ns (max)
Bus Relinquish Time after Falling Edge of SCLK
10
ns (min)
tPOWER UP
1.5
s (max)
Power-Up Time after Rising Edge of CONVST
NOTES
1Sample tested to ensure compliance.
2See Figures 14, 15 and 16.
3These numbers are measured with the load circuit of Figure 1. They are defined as the time required for the o/p to cross 0.8 V or 2.4 V for V
DD = 5 V
± 10% and
0.4 V or 2 V for VDD = 3 V
± 10%.
4Derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, quoted in the Timing Characteristics is the true bus relinquish time
of the part and as such is independent of external bus loading capacitances.
Specifications subject to change without notice.
(–40 C to +105 C, VREF = VDD, unless otherwise noted)
ABSOLUTE MAXIMUM RATINGS
*
(TA = 25
°C unless otherwise noted)
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
Digital Input Voltage to GND
(CONVST, SCLK) . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
Digital Output Voltage to GND
(DOUT) . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
VREF to GND . . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
Analog Inputs
(VIN+, VIN–) . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD + 0.3 V
Storage Temperature Range . . . . . . . . . . . . –65
°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . 150
°C
Plastic DIP Package, Power Dissipation . . . . . . . . . . 450 mW
θJA Thermal Impedance . . . . . . . . . . . . . . . . . . . . 125°C/W
θJC Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 50°C/W
Lead Temperature Soldering (10 sec) . . . . . . . . . . . 260
°C
IOL
200 A
IOH
200 A
1.6V
CL
50pF
TO
OUTPUT
PIN
Figure 1. Load Circuit for Digital Output Timing Specifications
SOIC Package, Power Dissipation . . . . . . . . . . . . . . . 450 mW
θ
JA Thermal Impedance . . . . . . . . . . . . . . . . . . . .
160
°C/W
θJC Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 56°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . 215
°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . 220
°C
MicroSOIC Package, Power Dissipation . . . . . . . . . . 450 mW
θ
JA Thermal Impedance . . . . . . . . . . . . . . . . . . . .
206
°C/W
θJC Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 44°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . 215
°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . 220
°C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
ORDERING GUIDE
Linearity
Temperature
Package
Branding
Model
Error (LSB)
Range
Description
Options
Information
AD7810YN
±1 LSB
–40
°C to +105°C
Plastic DIP
N-8
AD7810YR
±1 LSB
–40
°C to +105°C
Small Outline IC (SOIC)
SO-8
AD7810YRM
±1 LSB
–40
°C to +105°C
microSOIC
RM-8
C1Y
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PT06A-12-8S | CONN PLUG 8POS W/SOCKET SOLDER |
| AD9051BRSZ-2V | IC ADC 10BIT 60MSPS 28-SSOP |
| PT07A-12-10P | CONN RCPT 10 POS JAM NUT W/PINS |
| VE-J5N-MW-F1 | CONVERTER MOD DC/DC 18.5V 100W |
| ISL3293EFHZ-T7A | IC TXRX |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7810YR | 功能描述:IC ADC 10BIT 2.7V 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7810YRM | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:10-BIT SERIAL SINGLE ADC I.C. - Bulk |
| AD7810YRM-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin MSOP T/R |
| AD7810YRM-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 350ksps 10-bit Serial 8-Pin MSOP T/R |
| AD7810YRMZ | 功能描述:IC ADC 10BIT SRL HS LP 8MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。